

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM7®
Core Size	16/32-Bit
Speed	72MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, Microwire, Memory Card, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	160
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP
Supplier Device Package	208-LQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc2460fbd208-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flashless 16-bit/32-bit microcontroller

- EMC provides support for asynchronous static memory devices such as RAM, ROM and flash, as well as dynamic memories such as single data rate SDRAM.
- Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
- General Purpose DMA controller (GPDMA) on AHB that can be used with the SSP, I²S, and SD/MMC interface as well as for memory-to-memory transfers.
- Serial Interfaces:
 - Ethernet MAC with MII/RMII interface and associated DMA controller (LPC2460 only). These functions reside on an independent AHB.
 - USB 2.0 full-speed dual port device/host/OTG controller with on-chip PHY and associated DMA controller.
 - Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
 - CAN controller with two channels (LPC2460 only).
 - SPI controller.
 - Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt. SSPs can be used with the GPDMA controller.
 - Three I²C-bus interfaces (one with open-drain and two with standard port pins).
 - I²S (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
- Other peripherals:
 - ◆ SD/MMC memory card interface.
 - ◆ 160 General purpose I/O pins with configurable pull-up/down resistors.
 - ◆ 10-bit ADC with input multiplexing among 8 pins.
 - ♦ 10-bit DAC.
 - Four general purpose timers/counters with 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
 - Two PWM/timer blocks with support for three-phase motor control. Each PWM has an external count inputs.
 - RTC with separate power domain. Clock source can be the RTC oscillator or the APB clock.
 - 2 kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
 - WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
- Standard ARM test/debug interface for compatibility with existing tools.
- Emulation trace module supports real-time trace.
- Single 3.3 V power supply (3.0 V to 3.6 V).
- Four reduced power modes: idle, sleep, power-down, and deep power-down.
- Four external interrupt inputs configurable as edge/level sensitive. All pins on port 0 and port 2 can be used as edge sensitive interrupt sources.
- Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, port 0/2 pin interrupt, Ethernet wake-up interrupt (LPC2460 only), CAN bus activity (LPC2460 only)).
- Two independent power domains allow fine tuning of power consumption based on needed features.

Flashless 16-bit/32-bit microcontroller

Table 4. Pin descriptioncontinued					
Symbol	Pin	Ball	Туре	Description	
P0[3]/RXD0	204 <u>[1]</u>	D6 ^[1]	I/O	P0[3] — General purpose digital input/output pin.	
			Ι	RXD0 — Receiver input for UART0.	
P0[4]/	168 <u>[1]</u>	B12 ^[1]	I/O	P0[4] — General purpose digital input/output pin.	
I2SRX_CLK/ RD2/CAP2[0]			I/O	I2SRX_CLK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I</i> ² S-bus specification.	
			Ι	RD2 — CAN2 receiver input (LPC2460 only).	
			Ι	CAP2[0] — Capture input for Timer 2, channel 0.	
P0[5]/	166 <u>^[1]</u>	C12 ^[1]	I/O	P0[5] — General purpose digital input/output pin.	
I2SRX_WS/ TD2/CAP2[1]			I/O	I2SRX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the l^2S -bus specification.	
			0	TD2 — CAN2 transmitter output (LPC2460 only).	
			Ι	CAP2[1] — Capture input for Timer 2, channel 1.	
P0[6]/	164 <u>[1]</u>	D13 ^[1]	I/O	P0[6] — General purpose digital input/output pin.	
I2SRX_SDA/ SSEL1/MAT2[0]				I/O	I2SRX_SDA — Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the l^2S -bus specification.
			I/O	SSEL1 — Slave Select for SSP1.	
			0	MAT2[0] — Match output for Timer 2, channel 0.	
P0[7]/	162 <u>[1]</u>	C13[1]	I/O	P0[7] — General purpose digital input/output pin.	
I2STX_CLK/ SCK1/MAT2[1]			I/O	I2STX_CLK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I</i> ² S-bus specification.	
			I/O	SCK1 — Serial Clock for SSP1.	
			0	MAT2[1] — Match output for Timer 2, channel 1.	
P0[8]/	160 <u>[1]</u>	A15 ^[1]	I/O	P0[8] — General purpose digital input/output pin.	
I2STX_WS/ MISO1/MAT2[2]			I/O	I2STX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the l^2S -bus specification.	
			I/O	MISO1 — Master In Slave Out for SSP1.	
			0	MAT2[2] — Match output for Timer 2, channel 2.	
P0[9]/	158 <u>[1]</u>	C14[1]	I/O	P0[9] — General purpose digital input/output pin.	
I2STX_SDA/ MOSI1/MAT2[3]			I/O	I2STX_SDA — Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the l^2S -bus specification.	
			I/O	MOSI1 — Master Out Slave In for SSP1.	
			0	MAT2[3] — Match output for Timer 2, channel 3.	
P0[10]/TXD2/	98 <u>[1]</u>	T15 <u>^[1]</u>	I/O	P0[10] — General purpose digital input/output pin.	
SDA2/MAT3[0]			0	TXD2 — Transmitter output for UART2.	
			I/O	SDA2 — I ² C2 data input/output (this is not an open-drain pin).	
			0	MAT3[0] — Match output for Timer 3, channel 0.	

Table 4. Pin description ...continued

Flashless 16-bit/32-bit microcontroller

Symbol	Pin	Ball	Туре	Description
P2[25]/	54 <u>[1]</u>	ван R4 <u>[1]</u>	l/O	-
CKEOUT1	54 <u>1-1</u>	K4 <u>11</u>	0	P2[25] — General purpose digital input/output pin.CKEOUT1 — SDRAM clock enable 1.
	57 <u>[1]</u>	T4 <u>[1]</u>		
P2[26]/ CKEOUT2/	57	14 <u>11</u>	1/0	P2[26] — General purpose digital input/output pin.
MAT3[0]/MISO0			0	CKEOUT2 — SDRAM clock enable 2.
			0	MAT3[0] — Match output for Timer 3, channel 0.
	4-7[1]	Do[1]	I/O	MISO0 — Master In Slave Out for SSP0.
P2[27]/ CKEOUT3/	47 <u>[1]</u>	P3 <u>[1]</u>	I/O	P2[27] — General purpose digital input/output pin.
MAT3[1]/MOSI0			0	CKEOUT3 — SDRAM clock enable 3.
			0	MAT3[1] — Match output for Timer 3, channel 1.
			I/O	MOSI0 — Master Out Slave In for SSP0.
P2[28]/ DQMOUT0	49 <u>[1]</u>	P4 <u>[1]</u>	I/O	P2[28] — General purpose digital input/output pin.
			0	DQMOUT0 — Data mask 0 used with SDRAM and static devices.
P2[29]/	43 <u>[1]</u>	N3 ^[1]	I/O	P2[29] — General purpose digital input/output pin.
DQMOUT1			0	DQMOUT1 — Data mask 1 used with SDRAM and static devices.
P2[30]/	31 <u>[1]</u>	L4 <u>[1]</u>	I/O	P2[30] — General purpose digital input/output pin.
DQMOUT2/ MAT3[2]/SDA2			0	DQMOUT2 — Data mask 2 used with SDRAM and static devices.
			0	MAT3[2] — Match output for Timer 3, channel 2.
			I/O	SDA2 — I ² C2 data input/output (this is not an open-drain pin).
P2[31]/	39 <u>[1]</u>	N2[1]	I/O	P2[31] — General purpose digital input/output pin.
DQMOUT3/			0	DQMOUT3 — Data mask 3 used with SDRAM and static devices.
MAT3[3]/SCL2			0	MAT3[3] — Match output for Timer 3, channel 3.
			I/O	SCL2 — I ² C2 clock input/output (this is not an open-drain pin).
P3[0] to P3[31]			I/O	Port 3: Port 3 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 3 pins depends upon the pin function selected via the Pin Connect block.
P3[0]/D0	197 <u>[1]</u>	B4[1]	I/O	P3[0] — General purpose digital input/output pin.
			I/O	D0 — External memory data line 0.
P3[1]/D1	201 ^[1]	B3[1]	I/O	P3[1] — General purpose digital input/output pin.
			I/O	D1 — External memory data line 1.
P3[2]/D2	207 <u>[1]</u>	B1[1]	I/O	P3[2] — General purpose digital input/output pin.
			I/O	D2 — External memory data line 2.
P3[3]/D3	3 <u>[1]</u>	E4[1]	I/O	P3[3] — General purpose digital input/output pin.
	-		I/O	D3 — External memory data line 3.
P3[4]/D4	13 <u>[1]</u>	F2 ^[1]	I/O	P3[4] — General purpose digital input/output pin.
			I/O	D4 — External memory data line 4.
P3[5]/D5	17 <u>[1]</u>	G1[1]	I/O	P3[5] — General purpose digital input/output pin.
	, , <u></u>	610	I/O	D5 — External memory data line 5.
P3[6]/D6	23[1]	J1[1]	I/O	P3[6] — General purpose digital input/output pin.
	2000		1/O	D6 — External memory data line 6.
דמ/ודופס	27 <u>[1]</u>	L1[1]		-
P3[7]/D7	211		I/O	P3[7] — General purpose digital input/output pin.

NXP Semiconductors

LPC2420/2460

Flashless 16-bit/32-bit microcontroller

Table 4. Pin descriptioncontinued					
Symbol		Pin	Ball	Туре	Description
P3[31]/D3	1/	25 <u>[1]</u>	J3 <u>[1]</u>	I/O	P3[31] — General purpose digital input/output pin.
MAT1[2]	MAT1[2] I/O D3		I/O	D31 — External memory data line 31.	
				0	MAT1[2] — Match output for Timer 1, channel 2.
P4[0] to P	4[31]			I/O	Port 4: Port 4 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 4 pins depends upon the pin function selected via the Pin Connect block.
P4[0]/A0		75 <u>[1]</u>	U9 <u>[1]</u>	I/O	P4[0] —]General purpose digital input/output pin.
				I/O	A0 — External memory address line 0.
P4[1]/A1		79 <u>[1]</u>	U10 ^[1]	I/O	P4[1] — General purpose digital input/output pin.
				I/O	A1 — External memory address line 1.
P4[2]/A2		83 <u>[1]</u>	T11[1]	I/O	P4[2] — General purpose digital input/output pin.
				I/O	A2 — External memory address line 2.
P4[3]/A3		97 <u>[1]</u>	U16 ^[1]	I/O	P4[3] — General purpose digital input/output pin.
				I/O	A3 — External memory address line 3.
P4[4]/A4		103 <u>[1]</u>	R15 ^[1]	I/O	P4[4] — General purpose digital input/output pin.
				I/O	A4 — External memory address line 4.
P4[5]/A5		107 <u>[1]</u>	R16 ^[1]	I/O	P4[5] — General purpose digital input/output pin.
				I/O	A5 — External memory address line 5.
P4[6]/A6		113 <u>[1]</u>	M14 <u>^[1]</u>	I/O	P4[6] — General purpose digital input/output pin.
				I/O	A6 — External memory address line 6.
P4[7]/A7		121 <u>^[1]</u>	L16 ^[1]	I/O	P4[7] — General purpose digital input/output pin.
				I/O	A7 — External memory address line 7.
P4[8]/A8		127 <u>[1]</u>	J17 <u>^[1]</u>	I/O	P4[8] — General purpose digital input/output pin.
				I/O	A8 — External memory address line 8.
P4[9]/A9		131 <u>[1]</u>	H17 <u>^[1]</u>	I/O	P4[9] — General purpose digital input/output pin.
				I/O	A9 — External memory address line 9.
P4[10]/A1	0	135 <u>[1]</u>	G17 <u>^[1]</u>	I/O	P4[10] — General purpose digital input/output pin.
				I/O	A10 — External memory address line 10.
P4[11]/A11	1	145 <u>[1]</u>	F14 <u>^[1]</u>	I/O	P4[11] — General purpose digital input/output pin.
				I/O	A11 — External memory address line 11.
P4[12]/A1	2	149 <u>[1]</u>	C16 ^[1]	I/O	P4[12] — General purpose digital input/output pin.
				I/O	A12 — External memory address line 12.
P4[13]/A1	3	155 <u>[1]</u>	B16 <u>[1]</u>	I/O	P4[13] — General purpose digital input/output pin.
				I/O	A13 — External memory address line 13.
P4[14]/A14	4	159 <u>[1]</u>	B15 <u>[1]</u>	I/O	P4[14] — General purpose digital input/output pin.
				I/O	A14 — External memory address line 14.
P4[15]/A1	5	173 <u>[1]</u>	A11[1]	I/O	P4[15] — General purpose digital input/output pin.
				I/O	A15 — External memory address line 15.
P4[16]/A1	6	101 <u>[1]</u>	U17 <u>[1]</u>	I/O	P4[16] — General purpose digital input/output pin.
				I/O	A16 — External memory address line 16.

Table 4. Pin description ...continued

Flashless 16-bit/32-bit microcontroller

Symbol	Pin	Ball	Туре	Description
P4[17]/A17	104 <u>[1]</u>	P14 ^[1]	I/O	P4[17] — General purpose digital input/output pin.
			I/O	A17 — External memory address line 17.
P4[18]/A18	105 <u>[1]</u>	P15 ^[1]	I/O	P4[18] — General purpose digital input/output pin.
			I/O	A18 — External memory address line 18.
P4[19]/A19	111 <u>[1]</u>	P16 ^[1]	I/O	P4[19] — General purpose digital input/output pin.
		I/O A19 — External memory address line 19.		A19 — External memory address line 19.
P4[20]/A20/	109 <u>[1]</u>	R17[1]	I/O	P4[20] — General purpose digital input/output pin.
SDA2/SCK1			I/O	A20 — External memory address line 20.
			I/O	SDA2 — I ² C2 data input/output (this is not an open-drain pin).
			I/O	SCK1 — Serial Clock for SSP1.
P4[21]/A21/	115 <u>[1]</u>	M15 ^[1]	I/O	P4[21] — General purpose digital input/output pin.
SCL2/SSEL1			I/O	A21 — External memory address line 21.
			I/O	SCL2 — I ² C2 clock input/output (this is not an open-drain pin)
			I/O	SSEL1 — Slave Select for SSP1.
P4[22]/A22/	123 <u>[1]</u>	K14 <u>^[1]</u>	I/O	P4[22] — General purpose digital input/output pin.
TXD2/MISO1			I/O	A22 — External memory address line 22.
			0	TXD2 — Transmitter output for UART2.
			I/O	MISO1 — Master In Slave Out for SSP1.
P4[23]/A23/	129 <u>[1]</u>	J15 <u>^[1]</u>	I/O	P4[23] — General purpose digital input/output pin.
RXD2/MOSI1			I/O	A23 — External memory address line 23.
			I	RXD2 — Receiver input for UART2.
			I/O	MOSI1 — Master Out Slave In for SSP1.
P4[24]/OE	183 <u>[1]</u>	B8[1]	I/O	P4[24] — General purpose digital input/output pin.
			0	OE — LOW active Output Enable signal.
P4[25]/WE	179 <u>[1]</u>	B9[1]	I/O	P4[25] — General purpose digital input/output pin.
			0	WE — LOW active Write Enable signal.
P4[26]/BLS0	119 <u>[1]</u>	L15 <u>[1]</u>	I/O	P4[26] — General purpose digital input/output pin.
			0	BLS0 — LOW active Byte Lane select signal 0.
P4[27]/BLS1	139 <u>[1]</u>	G15 <u>[1]</u>	I/O	P4[27] — General purpose digital input/output pin.
			0	BLS1 — LOW active Byte Lane select signal 1.
P4[28]/BLS2/	170 <u>[1]</u>	C11[1]	I/O	P4 [28] — General purpose digital input/output pin.
MAT2[0]/TXD3			0	BLS2 — LOW active Byte Lane select signal 2.
			0	MAT2[0] — Match output for Timer 2, channel 0.
			0	TXD3 — Transmitter output for UART3.
P4[29]/BLS3/	176 <u>[1]</u>	B10 ^[1]	I/O	P4[29] — General purpose digital input/output pin.
MAT2[1]/RXD3			0	BLS3 — LOW active Byte Lane select signal 3.
			0	MAT2[1] — Match output for Timer 2, channel 1.
			Ι	RXD3 — Receiver input for UART3.
P4[30]/CS0	187 <u>[1]</u>	B7 <u>[1]</u>	I/O	P4[30] — General purpose digital input/output pin.
			0	CS0 — LOW active Chip Select 0 signal.

Flashless 16-bit/32-bit microcontroller

7. Functional description

7.1 Architectural overview

The LPC2420/2460 microcontroller consists of an ARM7TDMI-S CPU with emulation support, the ARM7 local bus for closely coupled, high-speed access to the majority of on-chip memory, the AMBA AHB interfacing to high-speed on-chip peripherals and external memory, and the AMBA APB for connection to other on-chip peripheral functions. The microcontroller permanently configures the ARM7TDMI-S processor for little-endian byte order.

The LPC2460 only implements two AHB in order to allow the Ethernet block to operate without interference caused by other system activity. The primary AHB, referred to as AHB1, includes the VIC, GPDMA controller, and EMC.

The second AHB (LPC2460 only), referred to as AHB2, includes only the Ethernet block and an associated 16 kB SRAM. In addition, a bus bridge is provided that allows the secondary AHB to be a bus master on AHB1, allowing expansion of Ethernet buffer space into off-chip memory or unused space in memory residing on AHB1.

In summary, bus masters with access to AHB1 are the ARM7 itself, the GPDMA function, and the Ethernet block (via the bus bridge from AHB2). Bus masters with access to AHB2 are the ARM7 and the Ethernet block.

AHB peripherals are allocated a 2 MB range of addresses at the very top of the 4 GB ARM memory space. Each AHB peripheral is allocated a 16 kB address space within the AHB address space. Lower speed peripheral functions are connected to the APB. The AHB to APB bridge interfaces the APB to the AHB. APB peripherals are also allocated a 2 MB range of addresses, beginning at the 3.5 GB address point. Each APB peripheral is allocated a 16 kB address space.

The ARM7TDMI-S processor is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed complex instruction set computers. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- the standard 32-bit ARM set
- a 16-bit Thumb set

Flashless 16-bit/32-bit microcontroller

- One AHB master for transferring data. This interface transfers data when a DMA request goes active.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data. Usually the burst size is set to half the size of the FIFO in the peripheral.
- Internal four-word FIFO per channel.
- Supports 8-bit, 16-bit, and 32-bit wide transactions.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Interrupt masking. The DMA error and DMA terminal count interrupt requests can be masked.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

7.8 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC2420/2460 use accelerated GPIO functions:

- GPIO registers are relocated to the ARM local bus so that the fastest possible I/O timing can be achieved.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte and half-word addressable.
- Entire port value can be written in one instruction.

Additionally, any pin on port 0 and port 2 (total of 64 pins) that is not configured as an analog input/output can be programmed to generate an interrupt on a rising edge, a falling edge, or both. The edge detection is asynchronous, so it may operate when clocks are not present such as during Power-down mode. Each enabled interrupt can be used to wake the chip up from Power-down mode.

7.8.1 Features

- Bit level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.
- Backward compatibility with other earlier devices is maintained with legacy port 0 and port 1 registers appearing at the original addresses on the APB.

Flashless 16-bit/32-bit microcontroller

7.17.1 Features

- The MCI provides all functions specific to the SD/MMC memory card. These include the clock generation unit, power management control, and command and data transfer.
- Conforms to Multimedia Card Specification v2.11.
- Conforms to Secure Digital Memory Card Physical Layer Specification, v0.96.
- Can be used as a multimedia card bus or a secure digital memory card bus host. The SD/MMC can be connected to several multimedia cards or a single secure digital memory card.
- DMA supported through the GPDMA controller.

7.18 I²C-bus serial I/O controller

The LPC2420/2460 contains three I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus and can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2420/2460 supports bit rates up to 400 kbit/s (Fast I²C-bus).

7.18.1 Features

- I²C0 is a standard I²C compliant bus interface with open-drain pins.
- I²C1 and I²C2 use standard I/O pins and do not support powering off of individual devices connected to the same bus lines.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.

7.19 I²S-bus serial I/O controllers

The I²S-bus provides a standard communication interface for digital audio applications.

Flashless 16-bit/32-bit microcontroller

Table 9. Static characteristics ...continued

 $T_{amb} = -40$ °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V _{IL}	LOW-level input voltage			-	-	0.8	V
V _{hys}	hysteresis voltage			0.4	-	-	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	[9]	V _{DD(3V3)} - 0.4	-	-	V
V _{OL}	LOW-level output voltage	$I_{OL} = -4 \text{ mA}$	<u>[9]</u>	-	-	0.4	V
I _{ОН}	HIGH-level output current	$V_{OH} = V_{DD(3V3)} - 0.4 \text{ V}$	<u>[9]</u>	-4	-	-	mA
I _{OL}	LOW-level output current	V _{OL} = 0.4 V	<u>[9]</u>	4	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	V _{OH} = 0 V	[10]	-	-	-45	mA
I _{OLS}	LOW-level short-circuit output current	$V_{OL} = V_{DDA}$	[10]	-	-	50	mA
pd	pull-down current	V _I = 5 V	[11]	10	50	150	μA
pu	pull-up current	$V_{I} = 0 V$		–15	-50	-85	μΑ
		$V_{DD(3V3)} < V_{I} < 5 V$	[11]	0	0	0	μΑ
I ² C-bus pins	(P0[27] and P0[28])						
V _{IH}	HIGH-level input voltage			0.7V _{DD(3V3)}	-	-	V
V _{IL}	LOW-level input voltage			-	-	0.3V _{DD(3V3)}	V
V _{hys}	hysteresis voltage			-	0.05V _{DD(3V3)}	-	V
V _{OL}	LOW-level output voltage	I _{OLS} = 3 mA	[9]	-	-	0.4	V
I _{LI}	input leakage current	$V_{I} = V_{DD(3V3)}$	[12]	-	2	4	μΑ
		V _I = 5 V		-	10	22	μΑ
Oscillator pi	ins						
V _{i(XTAL1)}	input voltage on pin XTAL1			-0.5	1.8	1.95	V
V _{o(XTAL2)}	output voltage on pin XTAL2			-0.5	1.8	1.95	V
V _{i(RTCX1)}	input voltage on pin RTCX1			-0.5	1.8	1.95	V
V _{o(RTCX2)}	output voltage on pin RTCX2			-0.5	1.8	1.95	V

Flashless 16-bit/32-bit microcontroller

11. Dynamic characteristics

Table 10. Dynamic characteristics


 $T_{amb} = -40 \text{ °C to } +85 \text{ °C for commercial applications; } V_{DD(3V3)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
External cloci	k					
f _{osc}	oscillator frequency		1	-	25	MHz
T _{cy(clk)}	clock cycle time		40	-	1000	ns
t _{CHCX}	clock HIGH time		$\rm T_{cy(clk)} \times 0.4$	-	-	ns
t _{CLCX}	clock LOW time		$\rm T_{cy(clk)} \times 0.4$	-	-	ns
t _{CLCH}	clock rise time		-	-	5	ns
t _{CHCL}	clock fall time		-	-	5	ns
I ² C-bus pins ((P0[27] and P0[28])					
t _{f(0)}	output fall time	V_{IH} to V_{IL}	$20 + 0.1 \times C_b^{[3]}$	-	-	ns
SSP interface	•					
t _{su(SPI_MISO)}	SPI_MISO set-up time	T _{amb} = 25 °C; measured in SPI Master mode; see Figure 17	-	11	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance C_b in pF, from 10 pF to 400 pF.



11.4 Static external memory interface

		Dynamic characteristics: $T_{amb} = -40 \ ^{\circ}C \ to \ 85 \ ^{\circ}C, \ V_{DD}$			<i>I</i> .			
		Parameter	Conditions	Min		Тур	Max	Uni
	Common	to read and write cycles ^[1]						
	t _{CSLAV}	CS LOW to address valid time		-0.29		0.20	2.54	ns
	Read cyc	le parameters ^{[1][2]}						
	t _{OELAV}	OE LOW to address valid time		-0.29		0.20	2.54	ns
	t _{CSLOEL}	CS LOW to OE LOW time		-0.78 + T _{cy(CC}	LK) × WAITOEN	$0 + T_{cy(CCLK)} \times WAITOEN$	$0.49 + T_{cy(CCLK)} \times WAITOEN$	ns
All inform	t _{am}	memory access time	[3	^{[[4]} (WAITRD – W T _{cy(CCLK)} – 12.	,	$\begin{array}{l} (WAITRD-WAITOEN \textbf{+1})\times\\ T_{cy(CCLK)}-9.57 \end{array}$	$\begin{array}{l} (WAITRD-WAITOEN + 1) \times \\ T_{cy(CCLK)} - 8.11 \end{array}$	ns
ation p	t _{h(D)}	data input hold time		<u>[5]</u> 0		-	-	ns
provide	t _{CSHOEH}	CS HIGH to OE HIGH time		-0.49		0	0.20	ns
d in this doc	t _{OEHANV}	OE HIGH to address invalid time		-0.20		0.20	2.44	ns
All information provided in this document is subject to legal dis	t _{OELOEH}	OE LOW to OE HIGH time		–0.59 + (WAIT WAITOEN + 1		0 + (WAITRD – WAITOEN + 1) $\times T_{cy(CCLK)}$	0.10 + (WAITRD – WAITOEN + 1) × $T_{cy(CCLK)}$	
bject to lega	t _{BLSLAV}	BLS LOW to address valid time		-0.39		0	2.54	ns
ıl discla	t _{CSHBLSH}	CS HIGH to BLS HIGH time		-0.88		0.49	0.68	ns
aimers.	Write cyc	le parameters ^{[1][6]}						
	t _{CSLWEL}	$\overline{\text{CS}}$ LOW to $\overline{\text{WE}}$ LOW time		–0.88 + T _{cy(CC} WAITWEN)	_{СLK)} × (1 +	$0.10 + T_{cy(CCLK)} \times (1 + WAITWEN)$	$0.20 + T_{cy(CCLK)} \times (1 + WAITWEN)$	ns
	t _{CSLBLSL}	CS LOW to BLS LOW time		-0.88		0.49	0.98	ns
	t _{WELDV}	WE LOW to data valid time		0.68		2.54	5.86	ns
	t _{CSLDV}	$\overline{\text{CS}}$ LOW to data valid time		0		2.64	4.79	ns
© N	t _{WELWEH}	WE LOW to WE HIGH time		[3] -0.78 + T _{cy(CC} (WAITWR - W	_{CLK)} × VAITWEN + 1)	$0 + T_{cy(CCLK)} \times (WAITWR - WAITWEN + 1)$	$0.10 + T_{cy(CCLK)} \times$ (WAITWR - WAITWEN + 1)	ns
© NXP B.V. 2013. All rights	t _{BLSLBLSH}	BLS LOW to BLS HIGH time		[<u>3]</u> –0.88 + T _{cy(CC} (WAITWR – W	^{CLK) ×} VAITWEN + 3)	$0 + T_{cy(CCLK)} \times (WAITWR - WAITWEN + 3)$	0.59 + $T_{cy(CCLK)} \times$ (WAITWR – WAITWEN + 3)	ns
 All right 	t _{WEHANV}	WE HIGH to address invalid time		[3] 0 + T _{cy(CCLK)}		0.20 + T _{cy(CCLK)}	2.74 + T _{Cy(CCLK)}	ns

Flashless 16-bit/32-bit microcontroller LPC2420/2460

ights reserved. 59 of 87

NXP Semiconductors

PC2420/2460

Flashless 16-bit/32-bit microcontroller

Table 14. Dynamic characteristics: Static external memory interface ...continued

 $C_L = 30 \text{ pF}, T_{amb} = -40 \text{ °C to } 85 \text{ °C}, V_{DD(DCDC)(3V3)} = V_{DD(3V3)} = 3.0 \text{ V to } 3.6 \text{ V}.$

0								
[®] Symbol	Parameter	Conditions	Min	Тур	Мах	Unit		
t _{WEHDNV}	WE HIGH to data invalid time	[3]	$0.78 + T_{cy(CCLK)}$	$2.54 + T_{cy(CCLK)}$	$5.96 + T_{cy(CCLK)}$	ns		
t _{BLSHANV}	BLS HIGH to address invalid time	[3]	-0.29	0.20	2.54	ns		
t BLSHDNV	BLS HIGH to data invalid time	[3]	0	2.54	5.37	ns		

[1] $V_{OH} = 2.5 \text{ V}, V_{OL} = 0.2 \text{ V}.$

[2] $V_{IH} = 2.5 \text{ V}, V_{IL} = 0.5 \text{ V}.$

[3] $T_{cy(CCLK)} = \frac{1}{CCLK}$.

[4] Latest of address valid, \overline{CS} LOW, \overline{OE} LOW to data valid.

Earliest of CS HIGH, OE HIGH, address change to data invalid. [5]

[6] Byte lane state bit (PB) = 1.

Rev. 6.2 ded in this document is subject to legal disclai L 16 October 2013

© NXP B.V. 2013. All rights reserved. 60 of 87

All

ION

Product data sheet

242

NXP Semiconductors

LPC2420/2460

Flashless 16-bit/32-bit microcontroller






Fig 16. Differential data-to-EOP transition skew and EOP width





Flashless 16-bit/32-bit microcontroller

12. ADC electrical characteristics

Table 17. ADC characteristics

 V_{DDA} = 2.5 V to 3.6 V; T_{amb} = -40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIA	analog input voltage		0	-	V _{DDA}	V
C _{ia}	analog input capacitance		-	-	1	pF
ED	differential linearity error		<u>[1][2][3]</u>	-	±1	LSB
E _{L(adj)}	integral non-linearity		[1][4] _	-	±2	LSB
Eo	offset error		[1][5]	-	±3	LSB
E _G	gain error		[1][6]	-	±0.5	%
ET	absolute error		<u>[1][7]</u> _	-	±4	LSB
R _{vsi}	voltage source interface resistance		<u>[8]</u> _	-	40	kΩ

[1] Conditions: $V_{SSA} = 0 V$, $V_{DDA} = 3.3 V$.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 19.

[4] The integral non-linearity (E_{L(adj)}) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See <u>Figure 19</u>.

[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 19.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 19.


[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See <u>Figure 19</u>.

[8] See Figure 20.

NXP Semiconductors

LPC2420/2460


Flashless 16-bit/32-bit microcontroller



NXP Semiconductors

LPC2420/2460

Flashless 16-bit/32-bit microcontroller



Flashless 16-bit/32-bit microcontroller

In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (<u>Figure 29</u>), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTAL2 pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 30 and in Table 19 and Table 20. Since the feedback resistance is integrated on chip, only a crystal and the capacitances C_{X1} and C_{X2} need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L, C_L and R_S). Capacitance C_P in Figure 30 represents the parallel package capacitance and should not be larger than 7 pF. Parameters F_{OSC} , C_L , R_S and C_P are supplied by the crystal manufacturer.




Table 19.	Recommended values for C_{X1}/C_{X2} in oscillation mode (crystal and external
	components parameters): low frequency mode

componento p		quelley mode	
Fundamental oscillation frequency F _{OSC}	Crystal load capacitance C _L	Maximum crystal series resistance R _S	External load capacitors C _{X1} /C _{X2}
1 MHz to 5 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 300 Ω	39 pF, 39 pF
	30 pF	< 300 Ω	57 pF, 57 pF
5 MHz to 10 MHz	10 pF	< 300 Ω	18 pF, 18 pF
	20 pF	< 200 Ω	39 pF, 39 pF
	30 pF	< 100 Ω	57 pF, 57 pF
10 MHz to 15 MHz	10 pF	< 160 Ω	18 pF, 18 pF
	20 pF	< 60 Ω	39 pF, 39 pF
15 MHz to 20 MHz	10 pF	< 80 Ω	18 pF, 18 pF

Flashless 16-bit/32-bit microcontroller




Fig 35. Package outline SOT950-1 (TFBGA208)

Flashless 16-bit/32-bit microcontroller

16. Abbreviations

Table 22.	Acronym list	
Acronym	Description	
ADC	Analog-to-Digital Converter	
AHB	Advanced High-performance Bus	
AMBA	Advanced Microcontroller Bus Architecture	
APB	Advanced Peripheral Bus	
BOD	BrownOut Detection	
CAN	Controller Area Network	
DAC	Digital-to-Analog Converter	
DCC	Debug Communication Channel	
DMA	Direct Memory Access	
EOP	End Of Packet	
ETM	Embedded Trace Macrocell	
GP	General Purpose	
GPIO	General Purpose Input/Output	
IrDA	Infrared Data Association	
IAP	In-Application Programming	
ISP	In-System Programming	
JTAG	Joint Test Action Group	
MII	Media Independent Interface	
MIIM	Media Independent Interface Management	
OHCI	Open Host Controller Interface	
OTG	On-The-Go	
PHY	Physical Layer	
PLL	Phase-Locked Loop	
POR	Power-On Reset	
PWM	Pulse Width Modulator	
RMII	Reduced Media Independent Interface	
SD/MMC	Secure Digital/MultiMediaCard	
SE0	Single Ended Zero	
SPI	Serial Peripheral Interface	
SSI	Synchronous Serial Interface	
SSP	Synchronous Serial Port	
TTL	Transistor-Transistor Logic	
UART	Universal Asynchronous Receiver/Transmitter	
USB	Universal Serial Bus	

Flashless 16-bit/32-bit microcontroller

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

LPC2420_60

© NXP B.V. 2013. All rights reserved.