



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1903-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABL	E 3-3: Pl	C16L	F1902/3 ME	MORY	(MAP (CON	TINU	ED)						
	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14
400h	Core Registers (Table 3-2)	480h	Core Registers (Table 3-2)	500h	Core Registers (Table 3-2)	580h	Core Registers (Table 3-2)	600h	Core Registers (Table 3-2)	680h	Core Registers (Table 3-2)	700h	Core Registers (Table 3-2)
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh	
40Ch	Unimplemented Read as '0'	48Ch	Unimplemented Read as '0'	50Ch	Unimplemented Read as '0'	58Ch	Unimplemented Read as '0'	60Ch	Unimplemented Read as '0'	68Ch	Unimplemented Read as '0'	70Ch	Unimplemented Read as '0'
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh	
470h	Common RAM	4F0h	Common RAM	570h	Common RAM	5F0h	Common RAM	670h	Common RAM	6F0h	Common RAM	770h	Common RAM

5FFh

(Accesses 70h – 7Fh)

(Accesses 70h – 7Fh)

(Accesses 70h – 7Fh)

57Fh

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	Core Registers (Table 3-2)Table	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
80Bh	• =	88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch		88Ch		90Ch		98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
	Unimplemented Read as '0'														
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h	Common RAM (Accesses 70h – 7Fh)	8F0h	Common RAM (Accesses 70h – 7Fh)	970h	Common RAM (Accesses 70h – 7Fh)	9F0h	Common RAM (Accesses 70h – 7Fh)	A70h	Common RAM (Accesses 70h – 7Fh)	AF0h	Common RAM (Accesses 70h – 7Fh)	B70h	Common RAM (Accesses 70h – 7Fh)	BF0h	Common RAM (Accesses 70h – 7Fh)
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

67Fh

(Accesses 70h – 7Fh)

6FFh

(Accesses 70h – 7Fh)

77Fh

(Accesses 70h – 7Fh)

PIC16LF1902/3

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh	
C0Ch	Unimplemented	C8Ch	Unimplemented	D0Ch	Unimplemented	D8Ch	Unimplemented	E0Ch	Unimplemented	E8Ch	Unimplemented	F0Ch	Unimplemented
	Read as '0'												
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh	
C70h	Common RAM (Accesses 70h – 7Fh)	CF0h	Common RAM (Accesses 70h – 7Fh)	D70h	Common RAM (Accesses 70h – 7Fh)	DF0h	Common RAM (Accesses 70h – 7Fh)	E70h	Common RAM (Accesses 70h – 7Fh)	EF0h	Common RAM (Accesses 70h – 7Fh)	F70h	Common RAM (Accesses 70h – 7Fh)
C7Fh	,	CFFh		D7Fh		DFFh	,	E7Fh	*	EFFh	,	F7Fh	,

= Unimplemented data memory locations, read as '0' Legend:

(Accesses 70h – 7Fh)

47Fh

4FFh

PIC16LF1902/3 MEMORY MAP (CONTINUED) **TABLE 3-3:**

Bank 15

780h	Core Registers
	(Table 3-2)
78Bh	
78Ch	
	Unimplemented
	Read as 0
790h	1.00.001
791h	LCDCON
792h	LCDPS
793h	
794h	LCDCST
795h	LCDRL
796h	
797h	—
798h	LCDSE0
799h	LCDSE1
79Ah	-
79Bh	LCDSE3
79Ch	Unimplemented
	Read as '0'
79Fh	
740h	
7A1h	
7A2h	
7A3h	L CDDATA3
7A4h	LCDDATA4
7A5h	_
7A6h	LCDDATA6
7A7h	LCDDATA7
7A8h	—
7A9h	LCDDATA9
7AAh	LCDDATA10
7ABh	_
7ACh	LCDDATA12
7ADh	_
7AEh	_
7AFh	LCDDATA15
7B0h	_
7B1h	_
7B2h	LCDDATA18
7B3h	—
7B4h	—
7B5h	LCDDATA21
7B6h	_
7B7h	_
7B8h	
	Read as '0'
7EEb	ricau as 0
7 L I II	

	Bank 31
F80h F8Bh	Core Registers (Table 3-2)
F8Ch	Unimplemented Read as '0'
FE3h	
FE4h	STATUS_SHAD
FE5h	WREG_SHAD
FE6h	BSR_SHAD
FE7h	PCLATH_SHAD
FE8h	FSR0L_SHAD
FE9h	FSR0H_SHAD
FEAh	FSR1L_SHAD
FEBh	FSR1H_SHAD
FECh	
FEDh	STKPTR
FEEh	TOSL
FEFh	TOSH
FF0h	Common RAM (Accesses 70h – 7Fh)
FFFh	

Legend:

= Unimplemented data memory locations, read as '0',

Bank 15 (Continued) 7ABh — Unimplemented — …<	other Resets
7ABh — Unimplemented — 7ACh LCDDATA12 — — — — SEG26 COM0 SEG25 COM0 SEG24 COM0	
7ACh LCDDATA12 — — — — SEG26 COM0 SEG25 COM0 SEG24 COM0	_
7ADh — Unimplemented — 7AEh — Unimplemented — 7AFh LCDDATA15 — — — — SEG26 COM1 SEG25 COM1 SEG24 COM1 xxx 7B0h — Unimplemented — — — — — 7B1h — Unimplemented — — — — —	uuu
7AEh — Unimplemented — — 7AFh LCDDATA15 — — — — SEG26 COM1 SEG25 COM1 SEG24 COM1 xxx 7B0h — Unimplemented — — — — 7B1h — Unimplemented — — — —	_
7AFh LCDDATA15 — — — — — SEG26 COM1 SEG25 COM1 SEG24 COM1 xxx 7B0h — Unimplemented — — — — 7B1h — Unimplemented — — — —	_
7B0h — Unimplemented — 7B1h — Unimplemented —	uuu
7B1h — Unimplemented —	_
	_
7B2h LCDDATA18 — — — — — — SEG26 COM2 SEG25 COM2 SEG24 COM2 xxx	uuu
7B3h — Unimplemented —	_
7B4h — Unimplemented —	_
7B5h LCDDATA21 — — — — — SEG26 COM3 SEG25 COM3 SEG24 COM3 xxx	uuu
7B6h — Unimplemented —	—
 7EFh	
Bank 16-30	
x0Ch or x8Ch to x1Fh or x9Fh	-
Bank 31	
F8Ch — Unimplemented —	—
FE3h	
FE4h STATUS_SHAD Z_SHAD DC_SHAD C_SHADxxx	uuu
FE5h WREG_SHAD Working Register Normal (Non-ICD) Shadow xxxx xxxx	uuuu uuuu
FE6h BSR_SHAD — — Bank Select Register Normal (Non-ICD) Shadow x xxxx	u uuuu
FE7h PCLATH_SHAD Program Counter Latch High Register Normal (Non-ICD) Shadow -xxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	uuuu uuuu
FE8h FSR0L_SHAD Indirect Data Memory Address 0 Low Pointer Normal (Non-ICD) Shadow xxxx xxxx	uuuu uuuu
FE9h FSR0H_SHAD Indirect Data Memory Address 0 High Pointer Normal (Non-ICD) Shadow xxxx xxxx	uuuu uuuu
FEAh FSR1L_SHAD Indirect Data Memory Address 1 Low Pointer Normal (Non-ICD) Shadow xxxx xxxx	uuuu uuuu
FEBh FSR1H_SHAD Indirect Data Memory Address 1 High Pointer Normal (Non-ICD) Shadow xxxx xxxx	uuuu uuuu
FECh – Unimplemented –	_
FEDh STKPTR — — Current Stack Pointer 1 1111	1 1111
FEEh TOSL Top of Stack Low byte xxxx xxxx	uuuu uuuu
FEFh TOSH — Top of Stack High byte -xxx xxxx	-uuu uuuu

 TABLE 3-5:
 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: Note 1

: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

1: These registers can be addressed from any bank.

2: Unimplemented, read as '1'.

6.0 OSCILLATOR MODULE

6.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 6-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external clock circuits. In addition, the system clock source can be supplied from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fast start-up oscillator allows internal circuits to power up and stabilize before switching to the 16 MHz HFINTOSC

The oscillator module can be configured in one of the following Clock modes:

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. INTOSC Internal oscillator (31 kHz to 16 MHz).

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC Clock mode relies on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces a low and high frequency clock source, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 6-1). A wide selection of device clock frequencies may be derived from these two clock sources.

6.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. An example is: oscillator module (EC mode) circuit.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 6.3 "Clock Switching"** for additional information.

6.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Secondary oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 6.3 "Clock Switching" for more information.

6.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 6-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Word 1:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

There is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 6-2: EXTERNAL CLOCK (EC) MODE OPERATION



7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1 and PIE2 registers)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 7.5 "Automatic Context Saving")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7.3 for more details.

/-2:	INTERRUP	T LATENCY	1				
Q1 Q2 Q3 Q4	///// 4 a1 a2 a3 a4	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	∩ Q1 Q2 Q3 Q4	∩ Q1 Q2 Q3 Q4		Q1 Q2 Q3 Q4	∩ Q1 Q2 Q3 Q4
		Interru	pt Sampled Q1				
PC-1	PC	PC	+1	0004h	0005h		
1 Cycle Ins	truction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
2 Cycle Ins	truction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
3 Cycle Ins	truction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
				1			
PC-1	PC	FSR ADDR	PC+1	P	0+2	0004h	0005h
3 Cycle Ins	truction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)
	PC-1 PC-1 2 Cycle Ins PC-1 3 Cycle Ins PC-1 3 Cycle Ins	Y-2. INTERNOP Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 PC-1 PC Image: Construction at PC	PZ. INTERNOPT LATENCI Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 PC-1 PC PC-1 PC PC-1 PC PC-1 PC Inst(PC) Inst(PC) Inst(PC) Inst(PC) PC-1 PC PC-1 PC PC-1 PC Inst(PC) Inst(PC) Inst(PC) Inst(PC) PC-1 PC FSR ADDR INST(PC) PC-1 PC FSR ADDR INST(PC) INST(PC) INST(PC)	YZ. INTERNOPT LATENCT Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Interrupt Sampled during Q1 PC-1 PC Inst(PC) NOP PC-1 PC PC	72. INTERNOPT LATENCT And Andrew Construction Andrew Construction A1 02 03 04 01 02 01 01 01 01 01 01	72. INTERROPT PATENCY 0102103040102030401020304010203040102030401020304 0102030401020304 010210304010203040102030401020304 01020304 01021030401020304 01020304 01021030401020304 01020304 01021030401020304 01020304 010210304 01020304 010210304 010210304 010210304 0004h 0004h 0005h 1 Cycle Instruction at PC Inst(PC) NOP NOP 01021011111111111111111111111111111111	PZ: INTERKOPT LEMENCI A1 A2 A3 A4 A2 A3 A4 A1 A1 A2 A3 A1 A1 A1

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the **Section 8.0** "**Power-Down Mode (Sleep)**" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

TABLE 9-3:	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER	
------------	---	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF	<3:0>		—	SCS	53	
STATUS	—	_	—	TO	PD	Z	DC	С	16
WDTCON	—				WDTPS<4:0>	>		SWDTEN	70

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		—		—	CLKOUTEN	BOREN<1:0>		—	24
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>	_	FOSC	<1:0>	34

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

The Flash Program Memory can be protected in two ways; by code protection (CP bit in Configuration Word 1) and write protection (WRT<1:0> bits in Configuration Word 2).

Code protection $(\overline{CP} = 0)^{(1)}$, disables access, reading and writing, to the Flash Program Memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash Program Memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash Program Memory as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

Note 1:	Code	protection	of	the	entire	Flas	h
	Progra	am Memory	/ ar	ray i	s enab	led b	y
	clearin	g the CP bit	of C	onfigu	uration V	Vord 2	1.

10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 32K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash Program Memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash Program Memory.

10.2 Flash Program Memory Overview

It is important to understand the Flash Program Memory structure for erase and programming operations. Flash Program Memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

See Table 10-1 for Erase Row size and the number of write latches for Flash Program Memory.

Note: If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash Program Memory. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.





U-1 ⁽¹) F	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
_		CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7								bit 0
Legend:								
R = Reada	able bit		W = Writable bi	t	U = Unimpleme	ented bit, read as	'0'	
S = Bit car	n only be se	t	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other F	Resets
'1' = Bit is	set		'0' = Bit is clear	ed	HC = Bit is clea	red by hardware		
bit 7	Unir	nplemente	d: Read as '1'					
bit 6	CFG	S: Configu	ration Select bit					
	1 =	Access co	nfiguration, User	ID and Device	ID registers			
	0 =	Access Fia	ash Program Me	mory				
DIT 5	LWL	Only the a	ddrossod progra	y bitto	a latch is loaded/	undated on the n	ovt W/P common	d
	1 = 0 =	The addre	ssed program me	emory write late	h is loaded/updat	ed and a write of	all program memo	orv write latches
	-	will be initi	ated on the next	WR command				
bit 4	FRE	E: Program	n Flash Erase Er	able bit				
	1 =	Performs a	an erase operatio	on on the next V	VR command (ha	ardware cleared u	upon completion)	
	0 =	Performs a	an write operatio	n on the next W	'R command			
bit 3	WR	ERR: Progr	am/Erase Error I	Flag bit				
	1 =	Condition	indicates an imp	roper program	or erase sequen	ce attempt or ter	mination (bit is s	et automatically
	0 =	The progra	am or erase oper	ation complete	d normally.			
bit 2	WR	EN: Progra	m/Erase Enable	bit				
	1 =	Allows pro	gram/erase cycl	es				
	0 =	Inhibits pro	ogramming/erasi	ng of program F	lash			
bit 1	WR:	Write Con	trol bit					
	1 =	Initiates a	program Flash p	rogram/erase o	peration.			
		The WR h	ition is self-timed	and the bit is c t (not cleared) in	leared by nardwa	are once operatio	n is complete.	
	0 =	 Program/erase operation to the Flash is complete and inactive. 						
bit 0	RD:	Read Cont	rol bit		-			
	1 =	Initiates a	program Flash re	ead. Read takes	s one cycle. RD is	s cleared in hard	ware. The RD bit	can only be set
		(not cleare	ed) in software.					
	0 =		nitiate a program	i ⊢iash read.				
Note 1:	Unimplem	ented bit, r	ead as '1'.					

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

2: The WRERR bit is automatically set by hardware when a program memory write or erase operation is started (WR = 1).

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

REGISTER 11-5: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RB<7:0>**: PORTB General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 11-6: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

TRISB<7:0>: PORTB Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 11-7: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB			ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	94
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	60
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	101
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	101
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	101
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	93

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input
	buffer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are up to 11 channel selections available:

- AN<13:0> pins
- · Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to Section 13.0 "Fixed Voltage Reference (FVR)" and Section 14.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 21.0** "**Electrical Specifications**" for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

18.2 LCD Clock Source Selection

The LCD module has three possible clock sources:

- Fosc/256
- T10SC
- LFINTOSC

The first clock source is the system clock divided by 256 (Fosc/256). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits LP<3:0> of the LCDPS register are used to set the LCD frame clock rate.

The second clock source is the T1OSC. This also gives about 1 kHz when a 32.768 kHz crystal is used with the Timer1 oscillator. To use the Timer1 oscillator as a clock source, the T1OSCEN bit of the T1CON register should be set.

The third clock source is the 31 kHz LFINTOSC, which provides approximately 1 kHz output.

The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.

Using bits CS<1:0> of the LCDCON register can select any of these clock sources.

FIGURE 18-2: LCD CLOCK GENERATION

18.2.1 LCD PRESCALER

A 4-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable; its value is set by the LP<3:0> bits of the LCDPS register, which determine the prescaler assignment and prescale ratio.

The prescale values are selectable from 1:1 through 1:16.



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
LRLA	\P<1:0>	LRLB	P<1:0>			LRLAT<2:0>	
bit 7							bit 0
r							
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	ented bit, read	as '0'	
u = Bit is unchanged		x = Bit is unkn	iown	-n/n = Value a	t POR and BOI	R/Value at all ot	ner Resets
'1' = Bit is set	t	'0' = Bit is clea	ared				
bit 7-6	LRLAP<1:0>: During Time ir 00 = Internal 01 = Internal 10 = Internal 11 = Internal	LCD Reference Interval A (Refer LCD Reference LCD Reference LCD Reference LCD Reference	e Ladder A Tin toFigure 18-4) Ladder is pow Ladder is pow Ladder is pow Ladder is pow	ne Power Contro : vered down and vered in Low-Po vered in Medium vered in High-Po	ol bits unconnected wer mode n-Power mode ower mode		
bit 5-4 LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits During Time interval B (Refer to Figure 18-4): 00 = Internal LCD Reference Ladder is powered down and unconnected 01 = Internal LCD Reference Ladder is powered in Low-Power mode 10 = Internal LCD Reference Ladder is powered in Medium-Power mode 11 = Internal LCD Reference Ladder is powered in High-Power mode							
bit 3	Unimplement	ed: Read as '0	3				
bit 2-0	LRLAT<2:0>: Sets the numb	LCD Reference oer of 32 kHz clo	e Ladder A Tim ocks that the A	ie Interval Conti Time Interval Po	rol bits ower mode is ac	tive	
	For type A way	veforms (WFT =	= 0):				
000 = Internal LCD Reference Ladder is always in 'B' Power mode 001 = Internal LCD Reference Ladder is in 'A' Power mode for 1 clock and 'B' Power mode for 15 cl 010 = Internal LCD Reference Ladder is in 'A' Power mode for 2 clocks and 'B' Power mode for 14 cl 011 = Internal LCD Reference Ladder is in 'A' Power mode for 3 clocks and 'B' Power mode for 13 cl 100 = Internal LCD Reference Ladder is in 'A' Power mode for 4 clocks and 'B' Power mode for 12 cl 101 = Internal LCD Reference Ladder is in 'A' Power mode for 4 clocks and 'B' Power mode for 12 cl 101 = Internal LCD Reference Ladder is in 'A' Power mode for 5 clocks and 'B' Power mode for 11 cl 110 = Internal LCD Reference Ladder is in 'A' Power mode for 6 clocks and 'B' Power mode for 10 cl 111 = Internal LCD Reference Ladder is in 'A' Power mode for 7 clocks and 'B' Power mode for 9 cl						e for 15 clocks e for 14 clocks e for 13 clocks e for 12 clocks e for 11 clocks e for 10 clocks de for 9 clocks	
For type B waveforms (WFT = 1):							
	000 = Internal 001 = Internal 010 = Internal 011 = Internal 100 = Internal 101 = Internal 110 = Internal	LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference LCD Reference	e Ladder is alw e Ladder is in ' e Ladder is in '	vays in 'B' Powe A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode	r mode. for 1 clock and for 2 clocks and for 3 clocks and for 4 clocks and for 5 clocks and for 6 clocks and for 7 clocks and	'B' Power mod d 'B' Power mod	e for 31 clocks e for 30 clocks e for 29 clocks e for 28 clocks e for 27 clocks e for 26 clocks e for 25 clocks

REGISTER 18-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS

18.4.4 CONTRAST CONTROL

The LCD contrast control circuit consists of a 7-tap resistor ladder, controlled by the LCDCST bits. Refer to Figure 18-7.

The contrast control circuit is used to decrease the output voltage of the signal source by a total of approximately 10%, when LCDCST = 111.

Whenever the LCD module is inactive (LCDA = 0), the contrast control ladder will be turned off (open).





18.4.5 INTERNAL REFERENCE

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be VDD. When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally.

Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

When the internal reference is enabled and the Fixed Voltage Reference is selected, the LCDIRI bit can be used to minimize power consumption by tying into the LCD reference ladder automatic power mode switching. When LCDIRI = 1 and the LCD reference ladder is in Power mode 'B', the LCD internal FVR buffer is disables.

Note: The LCD module automatically turns on the Fixed Voltage Reference when needed.

18.4.6 VLCD<3:1> PINS

The VLCD<3:1> pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCD<3:1> pins does not prevent use of the internal ladder. Each VLCD pin has an independent control in the LCDREF register (Register 18-3), allowing access to any or all of the LCD Bias signals. This architecture allows for maximum flexibility in different applications

For example, the VLCD<3:1> pins may be used to add capacitors to the internal reference ladder, increasing the drive capacity.

For applications where the internal contrast control is insufficient, the firmware can choose to only enable the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	60
LCDCON	LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX	(<1:0>	135
LCDCST	_	—	_	—	—	l	_CDCST<2:0	>	138
LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	139
LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	139
LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	139
LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	139
LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	139
LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	139
LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	139
LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	139
LCDDATA12	—	—	—	—	—	SEG26 COM0	SEG25 COM0	SEG24 COM0	139
LCDDATA15	-	—	—	—	—	SEG26 COM1	SEG25 COM1	SEG24 COM1	139
LCDDATA18	—	_	_	_	_	SEG26 COM2	SEG25 COM2	SEG24 COM2	139
LCDDATA21	—	_	—	—	—	SEG26 COM3	SEG25 COM3	SEG24 COM3	139
LCDPS	WFT	BIASMD	LCDA	WA		LP<	<3:0>		136
LCDREF	LCDIRE	—	LCDIRI	—	VLCD3PE	VLCD2PE	VLCD1PE	—	137
LCDRL	LRLA	D<1:0>	LRLB	P<1:0>	—		LRLAT<2:0>		146
LCDSE0	SE<7:0>							139	
LCDSE1				SE	<15:8>				139
LCDSE3			_	_	_		SE<26:24>		139
PIE2	_	—	—	—	—	LCDIE	—	—	62
PIR2	_	_	_	_	_	LCDIF	_	_	64
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	130

TABLE 18-8:	SUMMARY OF REGISTERS ASSOCIATED WITH LCD OPERATION
-------------	--

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the LCD module.





FIGURE 21-2: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE

