



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1903-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16LF1902/3

PIC16LF1902/3 Family Types

	~	>		ash						LCD			
Device	Data Sheet Index	Program Memor Flash (words)	Data SRAM (bytes)	High-Endurance Fl (bytes)	I/OS ⁽²⁾	10-bit ADC (ch)	Timers (8/16-bit)	EUSART	Common Pins	Segment Pins	Total Segments	Debug ⁽¹⁾	ХГР
PIC16LF1902	(1)	2048	128	128	25	11	1/1		4	19	72 ⁽³⁾	Н	Y
PIC16LF1903	(1)	4096	256	128	25	11	1/1	_	4	19	72 ⁽³⁾	Н	Y
PIC16LF1904	(2)	4096	256	128	36	14	1/1	1	4	29	116	I/H	Y
PIC16LF1906	(2)	8192	512	128	25	11	1/1	1	4	19	72 ⁽³⁾	I/H	Y
PIC16LF1907	(2)	8192	512	128	36	14	1/1	1	4	29	116	I/H	Y

Note 1: I - Debugging, Integrated on Chip; H - Debugging, available using Debug Header.

2: One pin is input-only.

3: COM3 and SEG15 share a pin, so the total segments are limited to 72 for 28-pin devices.

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS40001455 PIC16LF1902/1903 Data Sheet, 28-Pin Flash, 8-bit Microcontrollers.

2: DS40001569 PIC16LF1904/6/7 Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers.

Pin Diagrams

FIGURE 1: 28-PIN PDIP, SOIC, SSOP

	VPP/MCLR/RE3	1	28 RB7 ⁽¹⁾ /SEG13/ICSPDAT
	SEG12/AN0/RA0	2	27 RB6 ⁽¹⁾ /SEG14/ICSPCLK
	SEG7/AN1/RA1	3	26 RB5 ⁽¹⁾ /AN13/COM1
	COM2/AN2/RA2	4	25 RB4 ⁽¹⁾ /AN13/COM0
	SEG15/COM3/VREF+/AN3/RA3	5	24 RB3 ⁽¹⁾ /AN9/SEG26/VLCD3
	SEG4/T0CKI/RA4	6	23 RB2 ⁽¹⁾ /AN8/SEG25/VLCD2
	SEG5/AN4/RA5	7	22 RB1 ⁽¹⁾ /AN10/SEG24/VLCD1
	VSS	8	21 RB0 ⁽¹⁾ /AN12/INT/SEG0
	SEG2/CLKIN/RA7	9	20 VDD
	SEG1/CLKOUT/RA6	10	19 Vss
	T1CKI/T1OSO/RC0	11	18 RC7/SEG8
	T1OSI/RC1	12	17 RC6/SEG9
	SEG3/RC2	13	16 RC5/SEG10
	SEG6/RC3	14	15 RC4/T1G/SEG11
Note 1:	These pins have interrupt-on-change func	tionality.	

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1
		LVP ⁽¹⁾	DEBUG ⁽²⁾	LPBOR	BORV ⁽³⁾	STVREN	
		bit 13					bit 8
						D/D 4	
U-1	<u>U-1</u>	U-1	U-1	U-1	U-1	R/P-1	R/P-1
 bit 7	_		_	_	_	WKIS	-1.0> bit 0
							bit 0
Legend:							
R = Readab	le bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '1'	
'0' = Bit is cl	eared	'1' = Bit is set		-n = Value wh	en blank or afte	er Bulk Erase	
bit 13	LVP: Low-Vol 1 = Low-volta 0 = High-volta	ltage Programr ge pro <u>gramm</u> ir age on MCLR r	ning Enable bit ng enabled nust be used fo	(1) pr programming	I		
bit 12	DEBUG: In-C 1 = In-Circuit 0 = In-Circuit	ircuit Debugge Debugger disa Debugger enal	r Mode bit ⁽²⁾ bled, ICSPCLK bled, ICSPCLK	and ICSPDAT and ICSPDAT	are general po are dedicated	urpose I/O pins to the debugge	r
bit 11	LPBOR: Low 1 = Low-Powe 0 = Low-Powe	-Power BOR bi er BOR is disal er BOR is enat	t bled bled				
bit 10	BORV: Browr 1 = Brown-ou 0 = Brown-ou	n-out Reset Vol t Reset voltage t Reset voltage	tage Selection (VBOR), low tri (VBOR) high tr	bit ⁽³⁾ ip point selecte ip point selecte	d ed		
bit 9	STVREN: Sta 1 = Stack Ove 0 = Stack Ove	ack Overflow/U erflow or Under erflow or Under	nderflow Reset flow will cause flow will not ca	Enable bit a Reset use a Reset			
bit 8-2	Unimplemen	ted: Read as ':	1'				
bit 1-0	WRT<1:0>: F	lash Memory S	Self-Write Prote	ection bits			
	2 kW Flash m	emory (PIC16	<u>_F1902 only)</u> : "				
	11 = 000 01 = 000	The protection of The to 1FFh writ The to 3FFh writ	e-protected, 20 e-protected, 40	00h to 7FFh ma 00h to 7FFh ma	ly be modified l ly be modified l	by PMCON con by PMCON con	trol trol
	00 = 000 <u>4 kW Flash m</u> 11 = Wr	Oh to 7FFh writ <u>emory (PIC16I</u> ite protection o	e-protected, nc <u>_F1903 only)</u> : ff	addresses ma	ly be modified	by PMCON con	itrol
	10 = 000 01 = 000 00 = 000	The protocolor of the other othe	e-protected, 20 e-protected, 80 e-protected, nc	00h to FFFh ma 00h to FFFh ma 9 addresses ma	ay be modified by be modified ay be modified	by PMCON con by PMCON con by PMCON cor	itrol itrol itrol
Note 1: T 2: T d 3: S	he LVP bit cann he DEBUG bit ir ebuggers and pi see VBOR parame	ot be programmed Configuration rogrammers. For eter for specific	ned to '0' when Words is mana or normal devic trip point volta	Programming aged automatic ce operation, th ages.	mode is entere ally by device is bit should be	ed via LVP. development to e maintained as	ols including a ʻ1'.
0.0			- F F 910	0			

REGISTER 4-2: CONFIGURATION WORD 2

PIC16LF1902/3

GURE 6-4:	INTERNAL OSCILLATOR SWITCH TIMING
HENGCORC	LFINTOSC (WOT disabled)
HFINTOSC	Osciliuses Qeley ⁶⁹ (a cycle Byne Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
	LENETOSO (WOY enabled)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
1 NIN NY	
	LFUECCE and an analysis
CF831C65C	
MERICISC.	
\$\$C\$ <\$C\$	
System Circle	
Nexte 1 2 - See 3	and a set for more information.

TABLE 6-1: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Oscillator Delay		
	LFINTOSC	1 cycle of each clock source		
Any clock course	HFINTOSC	2 μs (approx.)		
Any clock source	ECH, ECM, ECL	2 cycles		
	Secondary Oscillator	1024 Secondary Oscillator Cycles		

6.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Secondary oscillator 32 kHz crystal
- Internal Oscillator Block (INTOSC)

6.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 6-2.

6.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<1:0> bits in the Configuration Word 1, or from the internal clock source.

6.3.3 SECONDARY OSCILLATOR

The secondary oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSI and T1CKI/T1OSO device pins.

The secondary oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 17.0 "Timer1 Module with Gate Control**" for more information about the Timer1 peripheral.

6.3.4 SECONDARY OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the secondary oscillator is ready to be used before it is selected as a system clock source. The Secondary Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the secondary oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the secondary oscillator.

6.4 Oscillator Control Registers

'1' = Bit is set

REGISTER 6-1: OSCCON: OSCILLATOR CONTROL REGISTER

'0' = Bit is cleared

U-0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
_		IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged $x = Bit$ is unknown $-n/n = Value$ at POR and BOR/Value at all				other Resets			

bit 7	Unimplemented: Read as '0'							
bit 6-3	IRCF<3:0>: Internal Oscillator Frequency Select bits							
	000x = 31 kHz LF							
	001x = 31.25 kHz							
	0100 = 62.5 kHz							
	0101 = 125 kHz							
	0110 = 250 kHz							
	0111 = 500 kHz (default upon Reset)							
	$1000 = 125 \text{ kHz}^{(1)}$							
	$1001 = 250 \text{ kHz}^{(1)}$							
	1010 = 500 kHz ⁽¹⁾							
	1011 = 1 MHz							
	1100 = 2 MHz							
	1101 = 4 MHz							
	1110 = 8 MHz							
	1111 = 16 MHz							
bit 2	Unimplemented: Read as '0'							
bit 1-0	SCS<1:0>: System Clock Select bits							
	1x = Internal oscillator block							
	01 = Secondary oscillator							
	00 = Clock determined by FOSC<1:0> in Configuration Word 1.							

Note 1: Duplicate frequency derived from HFINTOSC.

PIC16LF1902/3

7.6.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 7-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

U-0	U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0
—	—	—	—	—	LCDIE	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3	Unimplemented: Read as '0'
bit 2	LCDIE: LCD Module Interrupt Enable bit
	1 = Enables the LCD module interrupt
	0 = Disables the LCD module interrupt

bit 1-0 **Unimplemented:** Read as '0'

10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2:	USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)
-------------	--	-----------

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

*] * *	This code PROG_ADDI PROG_DATA	block will read 1 R_LO (must be 00h- A_HI, PROG_DATA_LC	w - 0 8 -	ord of program memory at the memory address: Th) data will be returned in the variables;
	BANKSEL	PMADRL	;	Select correct Bank
	MOVLW	PROG_ADDR_LO	;	
	MOVWF	PMADRL	;	Store LSB of address
	CLRF	PMADRH	;	Clear MSB of address
	BSF	PMCON1,CFGS	;	Select Configuration Space
	BCF	INTCON,GIE	;	Disable interrupts
	BSF	PMCON1,RD	;	Initiate read
	NOP		;	Executed (See Figure 10-2)
	NOP		;	Ignored (See Figure 10-2)
	BSF	INTCON,GIE	;	Restore interrupts
	MOVF	PMDATL,W	;	Get LSB of word
	MOVWF	PROG_DATA_LO	;	Store in user location
	MOVF	PMDATH,W	;	Get MSB of word
	MOVWF	PROG_DATA_HI	;	Store in user location

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	ram Memory	y Control Regist	ter 2		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, read	l as '0'	
S = Bit can onl	y be set	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	86
PMCON2			Prog	ram Memory	Control Regis	ster 2			87
PMADRL	PMADRL<7:0>								85
PMADRH	(1)			F	MADRH<6:0	>			85
PMDATL	PMDATL<7:0>								85
PMDATH		– PMDATH<5:0>							85
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	60

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash Program Memory module. Note 1: Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	—	—	—	CLKOUTEN	BORE	N<1:0>	—	24
CONFIGI	7:0	CP	MCLRE	PWRTE	WDTE	<1:0>	-	FOSC	C<1:0>	34
	13:8	-	_	LVP	DEBUG	LPBOR	BORV	STVREN	—	25
CONFIG2	7:0	_	_	_	_	_	_	WRT	<1:0>	35

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

REGISTER 11-5: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RB<7:0>**: PORTB General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 11-6: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

TRISB<7:0>: PORTB Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 11-7: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.



FIGURE 15-1: ADC BLOCK DIAGRAM

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input
	buffer to conduct excess current.

15.1.2 CHANNEL SELECTION

There are up to 11 channel selections available:

- AN<13:0> pins
- · Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to Section 13.0 "Fixed Voltage Reference (FVR)" and Section 14.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 21.0** "**Electrical Specifications**" for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock	Period (TAD)	Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0>	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs			
Fosc/4	100	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs			
Fosc/8	001	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾			
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾			
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾			
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾			
FRC	x11	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs (1,4)			

Legend: Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.6 μs for VDD.
 - **2:** These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



17.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

17.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO. This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OS-CEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and sta-							
	bilization time before use. Thus, T1OS-							
	CEN should be set and a suitable delay							
	observed prior to enabling Timer1.							

17.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 17.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

- **Note:** When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.
- 17.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

17.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

17.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 17-3 for timing details.

TABLE 17-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
\uparrow	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

17.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 17-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source						
00	Timer1 Gate Pin						
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)						

18.4.4 CONTRAST CONTROL

The LCD contrast control circuit consists of a 7-tap resistor ladder, controlled by the LCDCST bits. Refer to Figure 18-7.

The contrast control circuit is used to decrease the output voltage of the signal source by a total of approximately 10%, when LCDCST = 111.

Whenever the LCD module is inactive (LCDA = 0), the contrast control ladder will be turned off (open).





18.4.5 INTERNAL REFERENCE

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be VDD. When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally.

Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

When the internal reference is enabled and the Fixed Voltage Reference is selected, the LCDIRI bit can be used to minimize power consumption by tying into the LCD reference ladder automatic power mode switching. When LCDIRI = 1 and the LCD reference ladder is in Power mode 'B', the LCD internal FVR buffer is disables.

Note: The LCD module automatically turns on the Fixed Voltage Reference when needed.

18.4.6 VLCD<3:1> PINS

The VLCD<3:1> pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCD<3:1> pins does not prevent use of the internal ladder. Each VLCD pin has an independent control in the LCDREF register (Register 18-3), allowing access to any or all of the LCD Bias signals. This architecture allows for maximum flexibility in different applications

For example, the VLCD<3:1> pins may be used to add capacitors to the internal reference ladder, increasing the drive capacity.

For applications where the internal contrast control is insufficient, the firmware can choose to only enable the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

18.5 LCD Multiplex Types

The LCD driver module can be configured into one of four multiplex types:

- Static (only COM0 is used)
- 1/2 multiplex (COM<1:0> are used)
- 1/3 multiplex (COM<2:0> are used)
- 1/4 multiplex (COM<3:0> are used)

The LMUX<1:0> bit setting of the LCDCON register decides which of the LCD common pins are used (see Table 18-4 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

Multiplex	LMUX <1:0>	СОМЗ	COM2	COM1	COM1
Static	00	Unused	Unused	Unused	Active
1/2	01	Unused	Unused	Active	Active
1/3	10	Unused	Active	Active	Active
1/4	11	Active	Active	Active	Active

TABLE 18-4: COMMON PIN USAGE

18.6 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

Note: On a Power-on Reset, these pins are configured as normal I/O, not LCD pins.

18.7 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 18-6 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

18.8 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

TABLE 18-5: FRAME FREQUENCY FORMULAS

Multiplex	Frame Frequency ⁽²⁾ =								
Static	Clock source ⁽¹⁾ /(4 x (LCD Prescaler) x 32 x 1))								
1/2	Clock source ⁽¹⁾ /(2 x (LCD Prescaler) x 32 x 2))								
1/3	Clock source ⁽¹⁾ /(1 x (LCD Prescaler) x 32 x 3))								
1/4	Clock source ⁽¹⁾ /(1 x (LCD Prescaler) x 32 x 4))								
Note 1:	Clock source is Fosc/256, T1OSC or LFINTOSC.								

2: See Figure 18-2.

TABLE 18-6:APPROXIMATE FRAME
FREQUENCY (IN Hz) USING
Fosc @ 8 MHz, TIMER1 @
32.768 kHz OR LFINTOSC

LP<3:0>	Static	1/2	1/3	1/4
2	122	122	162	122
3	81	81	108	81
4	61	61	81	61
5	49	49	65	49
6	41	41	54	41
7	35	35	47	35

TABLE 21-2: SUPPLY CURRENT (IDD)^(1,2)

PIC16LF19	902/3	Standard Operating Conditions (unless otherwise stated)						
Param	Device					Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units	Vdd	Note	
D010		_	58	75	μA	1.8	Fosc = 1 MHz	
			115	140	μA	3.0	EC Oscillator mode	
			133	176	μA	3.6	High-Power mode	
D011			130	200	μA	1.8	Fosc = 4 MHz	
			245	300	μA	3.0	EC Oscillator mode	
			290	350	μA	3.6	High-Power mode	
D012			218	275	μA	1.8	Fosc = 500 kHz	
			283	375	μA	3.0	HFINTOSC mode	
		—	314	395	μA	3.6		
D013		_	233	325	μA	1.8	Fosc = 1 MHz	
			309	425	μA	3.0	HFINTOSC mode	
			347	475	μA	3.6		
D014		_	305	360	μA	1.8	Fosc = 4 MHz	
		_	433	520	μA	3.0	HFINTOSC mode	
		_	500	600	μA	3.6		
D015		—	395	480	μA	1.8	Fosc = 8 MHz	
		_	600	720	μA	3.0	HFINTOSC mode	
		_	700	850	μA	3.6		
D016		—	567	670	μA	1.8	Fosc = 16 MHz	
		_	915	1100	μA	3.0	HFINTOSC mode	
		_	1087	1300	μA	3.6		
D017		_	2.7	7.2	μA	1.8	Fosc = 31 kHz	
		_	4.5	9.7	μA	3.0	LFINTOSC mode	
		_	5.2	12.0	μA	3.6	$-40^{\circ}C \le 1A \le +125^{\circ}C$	
D017A		_	2.7	6.5	μA	1.8	Fosc = 31 kHz	
		_	4.5	4.5 9.0 μΑ 3.0	3.0	LFINTOSC mode		
		_	5.2	11.0	μA	3.6	$-40^{\circ}C \le 1A \le +85^{\circ}C$	
D018		_	2.4	6.7	μA	1.8	Fosc = 32 kHz	
			4.2	9.2	μA	3.0	EC Oscillator mode, Low-Power mode	
		—	4.8	11.5	μA	3.6	$-40 \text{ U} \le 18 \le +125^{\circ}\text{U}$	
D018A		_	2.4	6.0	μA	1.8	Fosc = 32 kHz	
		_	4.2	8.5	μA	3.0	EC Oscillator mode, Low-Power mode	
		—	4.8	10.5	μA	3.6	$-40 \text{ U} \leq \text{IA} \leq +85^{\circ}\text{U}$	

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: FVR and BOR are disabled.

TABLE 21-4: I/O PORTS

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:				_	
D032		with TTL buffer	—	_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 3.6V$
D033		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	$1.8V \leq V\text{DD} \leq 3.6V$
D034		MCLR, OSC1	—	_	0.2 Vdd	V	
	Vih	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.25 VDD + 0.8	-	-	V	$1.8V \le V\text{DD} \le 3.6V$
D041		with Schmitt Trigger buffer	0.8 VDD	_		V	$1.8V \leq V\text{DD} \leq 3.6V$
D042		MCLR	0.8 VDD	_		V	
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	—	± 5	± 125	nA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance @ 85°C
				± 5	± 1000	nA	125°C
D061		MCLR ⁽³⁾	—	± 50	± 200	nA	$Vss \le Vpin \le Vdd @ 85^{\circ}C$
	IPUR	Weak Pull-up Current					
D070*			25	100	200	μA	VDD = 3.3V, VPIN = VSS
	Vol	Output Low Voltage				_	
D080		I/O ports	_	—	0.6	V	IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V
VOH Output High Voltage							
D090		I/O ports	Vdd - 0.7	_	_	V	ІОН = 3mA, VDD = 3.3V ІОН = 1mA, VDD = 1.8V
		Capacitive Loading Specs on	Output Pins				
D101*	Сю	All I/O pins	—	_	50	pF	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory High Voltage Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	8.0	_	9.0	V	(Note 2)
D111	IDDVPP	Programming/Erase Current on VPP, High Voltage Programming	—	—	10	mA	
D112		VDD for Bulk Erase	2.7	—	VDD max.	V	
D113	VPEW	VDD for Write or Row Erase	Vdd min.	—	VDD max.	V	
D114	IPPPGM	Programming/Erase Current on VPP, Low Voltage Programming	_	—	1.0	mA	
D115	IDDPGM	Programming/Erase Current on VDD, High or Low Voltage Programming	—		5.0	mA	
		Program Flash Memory					
D121	Eр	Cell Endurance	1K	10K	_	E/W	-40°C to +85°C (Note 1)
D122	Vpr	VDD for Read	Vdd min.	—	VDD max.	V	
D123	Tiw	Self-timed Write Cycle Time	_	2	2.5	ms	
D124	TRETD	Characteristic Retention	40	—	_	Year	Provided no other specifications are violated

TABLE 21-5: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

TABLE 21-6: THERMAL CONSIDERATIONS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions		
TH01	θЈΑ	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package		
			80	°C/W	28-pin SOIC package		
			90	°C/W	28-pin SSOP package		
			27.5	°C/W	28-pin UQFN 4x4mm package		
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package		
			24	°C/W	28-pin SOIC package		
			24	°C/W	28-pin SSOP package		
			24	°C/W	28-pin UQFN 4x4mm package		
TH03	Тјмах	Maximum Junction Temperature	150	°C			
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O		
TH05	PINTERNAL	Internal Power Dissipation	—	W	PINTERNAL = IDD x VDD ⁽¹⁾		
TH06	Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$		
TH07	Pder	Derated Power	_	W	Pder = PDmax (Τj - Τa)/θja ⁽²⁾		

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

3: T_J = Junction Temperature

23.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

23.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

23.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

23.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

24.0 PACKAGING INFORMATION

24.1 Package Marking Information



can be found on the outer packaging for this package.
 Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

This package is Pb-free. The Pb-free JEDEC[®] designator_(e3))