



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1903-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




TABLE 1-2: **PIC16LF1902/3 PINOUT DESCRIPTION**

Name	Function	Input Type	Output Type	Description	
RA0/AN0/SEG12	RA0	TTL	CMOS	General purpose I/O.	
	AN0	AN		A/D Channel 0 input.	
	SEG12	_	AN	LCD Analog output.	
RA1/AN1/SEG7	RA1	TTL	CMOS	General purpose I/O.	
	AN1	AN	_	A/D Channel 1 input.	
	SEG7	_	AN	LCD Analog output.	
RA2/AN2/COM2	RA2	TTL	CMOS	General purpose I/O.	
	AN2	AN	—	A/D Channel 2 input.	
	COM2	_	AN	LCD Analog output.	
RA3/AN3/VREF+/COM3/SEG15	RA3	TTL	CMOS	General purpose I/O.	
	AN3	AN		A/D Channel 3 input.	
	VREF+	AN		A/D Voltage Reference input.	
	COM3	_	AN	LCD Analog output.	
	SEG15	_	AN	LCD Analog output.	
RA4/T0CKI/SEG4	RA4	TTL	CMOS	General purpose I/O.	
	TOCKI	ST	_	Timer0 clock input.	
	SEG4	_	AN	LCD Analog output.	
RA5/AN4/SEG5	RA5	TTL	CMOS	General purpose I/O.	
	AN4	AN	_	A/D Channel 4 input.	
	SEG5		AN	LCD Analog output.	
RA6/CLKOUT/SEG1	RA6	TTL	CMOS	General purpose I/O.	
	CLKOUT	_	CMOS	Fosc/4 output.	
	SEG1	_	AN	LCD Analog output.	
RA7/CLKIN/SEG2	RA7	TTL	CMOS	General purpose I/O.	
	CLKIN	CMOS	_	External clock input (EC mode).	
	SEG2	_	AN	LCD Analog output.	
RB0/AN12/INT/SEG0	RB0	TTL	CMOS	General purpose I/O.	
	AN12	AN	_	A/D Channel 12 input.	
	INT	ST		External interrupt.	
	SEG0		AN	LCD Analog output.	
RB1 ⁽¹⁾ /AN10/SEG24/VLCD1	RB1	TTL	CMOS	General purpose I/O.	
	AN10	AN	_	A/D Channel 10 input.	
	SEG24	—	AN	LCD Analog output.	
	VLCD1	AN	—	LCD analog input.	
RB2 ⁽¹⁾ /AN8/SEG25/VLCD2	RB2	TTL	CMOS	General purpose I/O.	
	AN8	AN	_	A/D Channel 8 input.	
	SEG25	—	AN	LCD Analog output.	
	VLCD2	AN		LCD analog input.	
RB3 ⁽¹⁾ /AN9/SEG26/VLCD3	RB3	TTL	CMOS	General purpose I/O.	
	AN9	AN		A/D Channel 9 input.	
	SEG26	_	AN	LCD Analog output.	
	VLCD3	AN		LCD analog input.	

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal

levels

Note 1: These pins have interrupt-on-change functionality.

AddNameBit 6Bit 6Bit 4Bit 3Bit 2Bit 1Bit 0PQR, BORPIDChLATAPORTA DataLatch	
10Ch LATA PORTA Data Latch XXXX XXXX uu uu 10Dh LATB PORTB Data Latch XXXX XXXX uu 10Eh LATC PORTC Data Latch XXXX XXXX uu 10Fh	Value on all other Resets
10Db LATB PORTB Data Latch xxxx xxxx uu uu uu uu 10Fh - QRTC Data Latch xxxx xxxx uu uu <td></td>	
10En LATC PORTC Data Latch xxxx xxxx uu uu 10Fn	uuuu uuuu
10Fh - Unimplemented - - - BORRD 10 10 116h BORCON SBOREN BORFS - - - ADFVR1 ADFVR0 0q00000 0q 117h FVRCON FVREN FVREN TSEN TSENG - - ADFVR1 ADFVR0 0q00000 0q 118h - Unimplemente FVREN FVREN TSEN TSENG - - ADFVR1 ADFVR0 0q00000 0q 118h - Unimplemente/ - ANSA5 - ANSA3 ANSA2 ANSA1 ANSA0 -1-1 111 - 18Dh ANSELB - - ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANSB0 11 111 100 111 11 - 1111 1000 000 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100	uuuu uuuu
tot nom n	uuuu uuuu
117h FVRCON FVREN FVRENP TSEN TSENG - - ADFVR1 ADFVR0 0q00 0q0 0q00 - 0q00 0q000 0q00	_
18h to to to the tot to	auu
to 11Fh - Unimplemented - ANSA3 ANSA2 ANSA1 ANSA0 - - 1 - - - 1 1 - - 1 1 - - 1 1 - - 1 1 - 1 1 - 1 1 - 1 1 - 1 1 1 - 1 <th1< th=""> 1 1</th1<>	0q0000
18ch ANSELA — — ANSA3 ANSA2 ANSA1 ANSA0 1-1111 18bh ANSELB — — ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANS00 1-1111 18bh — Unimplemented — — ANSB5 ANSB1 ANSB2 ANSB1 ANS00 1-1111 18bh — Unimplemented — Unimplemented — — — — — — … <	_
18Dh ANSELB — ANSB5 ANSB5 ANSB2 ANSB1 ANSB0 11 111 18Eh — Unimplem=t Unimplemet Implemet Implem	
18Eh Unimplement 1 18Fh Unimplement 1 190h Unimplement 1 0 00 <td>11 1111</td>	11 1111
18Fh Unimplement Image: Imag	11 1111
190h Unimplement Implement Implement <thi< td=""><td>_</td></thi<>	_
191h PMADRL Program Memory Address Register Low Byte 0000000 100	_
192h PMADRH -(2) Program Memory Red Data Register Low Byte 1000 000 101 193h PMDATL Program Memory Read Data Register Low Byte xxxx xxxx uu 194h PMDATH - - Program Memory Read Data Register Low Byte xxxx xxxx uu 194h PMDATH - - Program Memory Read Data Register High Byte xx xxxx 195h PMCON1 - - Program Memory Read Data Register High Byte xx xxxx 195h PMCON2 Program Memory Control register 2 WRERR WREN WR RD 1000 000 10 196h PMCON2 Program Memory Control register 2 0000 000 00 10 197h - - 0 Unimplemented - <td>_</td>	_
1011 1	0000 0000
194h PMDATH — — Program Memory Read Data Register High Byte	1000 0000
195h PMCON1 (2) CFGS LWLO FREE WRERR WREN WR RD 1000 x000 10 196h PMCON2 Program Memory Control Register 2 0000 0000 00 197h	uuuu uuuu
NNCONT NNCONT<	uu uuuu
197h to 19Fh - Unimplemented - </td <td>1000 q000</td>	1000 q000
to 19Fh-UnimplementedBancton20Ch-UnimplementedVPUB3VPUB3VPUB1VPUB011111120Ch-OUnimplementedVPUB3VPUB2VPUB1VPUB011111120Ch-OUnimplemented1020Fh-OUnimplemented1020Fh-O-O-O <t< td=""><td>0000 0000</td></t<>	0000 0000
20Ch Unimplemeter 11 111 11 20Dh WPUB WPUB7 WPUB6 WPUB5 WPUB3 WPUB2 WPUB1 WPUB0 1111 11 20Eh Miniplemeter	_
20Dh WPUB WPUB7 WPUB6 WPUB5 WPUB3 WPUB2 WPUB1 WPUB0 111 11 20Dh — Unimplemented — — — — — — — — — — — _	
20Eh Unimplemented </td <td>—</td>	—
20Fh Unimplementation -	1111 1111
210h WPUE - - WPUE3 - -	_
211h - Unimplemented -	_
to 21Fh Unimplemented —	1
	_
Bank E	
Bank 5	
28Ch — Unimplemented —	_
29Fh	
Bank 6	
30Ch — Unimplemented —	-
31Fh	

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Shaded locations are unimplemented, read as '0'. Note 1: These registers can be addressed from any bank.

2: Unimplemented, read as '1'.

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 10.4 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV	<8:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
bit 7							bit 0
-							

Legend:

Logona.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '1'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	P = Programmable bit

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVICEID<13:0> Values			
Device	DEV<8:0>	REV<4:0>		
PIC16LF1902	01 1100 001	x xxxx		
PIC16LF1903	01 1100 000	x xxxx		

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).


5.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

5.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 5-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (\overline{BOR}) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 5-2.

5.3.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of Configuration Word 2. When the device is erased, the LPBOR module defaults to disabled.

5.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is to be OR'd together with the Reset signal of the BOR module to provide the generic BOR signal which goes to the PCON register and to the power control block.

5.4 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 5-2).

TABLE 5-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

5.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

```
Note: A Reset does not drive the \overline{\text{MCLR}} pin low.
```

5.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.4** "**PORTE Registers**" for more information.

5.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See **Section 9.0** "**Watchdog Timer**" for more information.

5.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 5-4 for default conditions after a RESET instruction has occurred.

5.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See **Section 5.7 "Stack Overflow/Underflow Reset"** for more information.

5.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

5.9 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Word 1.

5.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 6.0 "Oscillator Module"** for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 5-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

6.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 6-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 6.2.2.4** "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT) and Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<1:0> = 01, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

6.2.2.3 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

6.2.2.4 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 6-4). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 6-4 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 6-2.

Start-up delay specifications are located in the oscillator tables of **Section 21.0** "**Electrical Specifications**"

GURE 6-4:	INTERNAL OSCILLATOR SWITCH TIMING
HENGORC	LFINTOSC (WOT disabled)
HFINTOSC	Ovjetsky Octovile Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
	LENETOSO (WOY enabled)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
(39870SQ)	
	LFUERCE OF UNIVERSITY IS CONSISTENT.
65969030	
MERICISC.	
\$\$C\$\\$\$C\$	
System Circle	
Nexte 1 2 - See 3	anaamaanaamaanaamaanaamaanaanaanaanaanaa

TABLE 6-1: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Oscillator Delay	
	LFINTOSC	1 cycle of each clock source	
	HFINTOSC	2 μs (approx.)	
Any clock source	ECH, ECM, ECL	2 cycles	
	Secondary Oscillator	1024 Secondary Oscillator Cycles	

7.6 Interrupt Control Registers

7.6.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit 1 = Enables all active interrupts 0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TMROIE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Interrupt Enable bit 1 = Enables the interrupt-on-change interrupt 0 = Disables the interrupt-on-change interrupt
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	IOCIF: Interrupt-on-Change Interrupt Flag bit 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state

EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

- ; This row erase routine assumes the following:
- ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL
- ; 2. ADDRH and ADDRL are located in shared data memory $0\,\mathrm{x}70$ $0\,\mathrm{x}7F$ (common RAM)

	BCF BANKSEL MOVF MOVWF MOVF MOVWF	INTCON,GIE PMADRL ADDRL,W PMADRL ADDRH,W PMADRH	; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary
	BCF BSF	PMCON1,CFGS PMCON1,FREE	; Not configuration space ; Specify an erase operation
	BSF	PMCON1, WREN	; Enable writes
Required Sequence	MOVLW MOVLW MOVLW BSF NOP NOP	55h PMCON2 0AAh PMCON2 PMCON1,WR	<pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction</pre>
	BCF BSF	PMCON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts

16.2 Option and Timer0 Control Register

REGISTER 16-1: OPTION_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit		nented bit, read				
u = Bit is unch	0	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	WPUEN: We	ak Pull-up Enal	ole bit						
		pull-ups are dis Il-ups are enabl	· · ·		,				
bit 6	INTEDG: Interrupt Edge Select bit								
 1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin 									
bit 5	TMR0CS: Timer0 Clock Source Select bit								
	1 = Transition on T0CKI pin								
		nstruction cycle	•	•)					
bit 4		ner0 Source Ec	•						
	 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin 								
bit 3	PSA: Prescaler Assignment bit								
		r is not assigne r is assigned to							
bit 2-0	PS<2:0>: Pre	escaler Rate Se	elect bits						
	Bit	Value Timer0	Rate						
		000 1:2							
		001 1:4 010 1:8							
		011 1:1	6						
		100 1:3							
		101 1:6 110 1:1							
		110 1 :1 111 1 :2							

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	60
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			121
TMR0	Timer0 Module Register						119*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	90

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

TABLE 18-1: LCD SEGMENT AND DATA REGISTERS

Device	# of LCD Registers			
	Segment Enable	Data		
PIC16LF1902/3	3	12		

The LCDCON register (Register 18-1) controls the operation of the LCD Driver module. The LCDPS register (Register 18-2) configures the LCD clock source prescaler and the type of waveform; Type-A or Type-B. The LCDSEn registers (Register 18-5) configure the functions of the port pins.

The following LCDSEn registers are available:

- LCDSE0 SE<7:0>
- LCDSE1 SE<15:8>
- LCDSE3 SE<26:24>


Once the module is initialized for the LCD panel, the individual bits of the LCDDATAn registers are cleared/set to represent a clear/dark pixel, respectively:

- LCDDATA0 SEG<7:0>COM0
- LCDDATA1 SEG<15:8>COM0
- LCDDATA3 SEG<7:0>COM1
- LCDDATA4 SEG<15:8>COM1
- LCDDATA6 SEG<7:0>COM2
- LCDDATA7 SEG<15:8>COM2
- LCDDATA9 SEG<7:0>COM3
- LCDDATA10 SEG<15:8>COM3
- LCDDATA12 SEG<26:24>COM0
- LCDDATA15 SEG<26:24>COM1
- LCDDATA18 SEG<26:24>COM2
- LCDDATA21 SEG<26:24>COM3

As an example, LCDDATAn is detailed in Register 18-6.

Once the module is configured, the LCDEN bit of the LCDCON register is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN bit of the LCDCON register.

FIGURE 18-6: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE B WAVEFORM (1/2 MUX, 1/2 BIAS DRIVE)



© 2011-2016 Microchip Technology Inc.

PIC16LF1902/3

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
LRLA	\P<1:0>	LRLBF	P<1:0>			LRLAT<2:0>		
bit 7		·					bit (
Legend:								
R = Readable	e bit	W = Writable b	bit	-	mented bit, read			
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all ot	her Resets	
'1' = Bit is set	1	'0' = Bit is clea	ired					
bit 7-6	During Time in 00 = Internal 01 = Internal 10 = Internal	: LCD Reference nterval A (Refer LCD Reference LCD Reference LCD Reference	toFigure 18-4 Ladder is pow Ladder is pow Ladder is pow): vered down and vered in Low-P vered in Mediui	d unconnected ower mode m-Power mode			
bit 5-4	LRLBP<1:0> During Time in 00 = Internal 01 = Internal 10 = Internal	LCD Reference : LCD Reference nterval B (Refer LCD Reference LCD Reference LCD Reference LCD Reference	e Ladder B Tir to Figure 18-4 Ladder is pov Ladder is pov	ne Power Cont): vered down and vered in Low-P vered in Mediu	rol bits d unconnected ower mode m-Power mode			
bit 3	Unimplemented: Read as '0'							
bit 2-0	LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits Sets the number of 32 kHz clocks that the A Time Interval Power mode is active							
	For type A wa	veforms (WFT =	• 0):					
	001 = Interna 010 = Interna 011 = Interna 100 = Interna 101 = Interna 110 = Interna	I LCD Reference I LCD Reference I LCD Reference I LCD Reference I LCD Reference	e Ladder is in e Ladder is in	A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode	e for 1 clock and for 2 clocks and for 3 clocks and for 4 clocks and for 5 clocks and for 6 clocks and	d 'B' Power mod d 'B' Power mod nd 'B' Power mod	le for 14 clocks le for 13 clocks le for 12 clocks le for 11 clocks le for 10 clocks	
	For type B waveforms (WFT = 1):							
	001 = Interna 010 = Interna 011 = Interna 100 = Interna 101 = Interna 110 = Interna	I LCD Reference I LCD Reference I LCD Reference I LCD Reference I LCD Reference	e Ladder is in e Ladder is in	A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode A' Power mode	e for 1 clock and for 2 clocks and for 3 clocks and for 4 clocks and for 5 clocks and for 6 clocks and	d 'B' Power mod d 'B' Power mod	le for 30 clock le for 29 clock le for 28 clock le for 27 clock le for 26 clock	

REGISTER 18-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS





FIGURE 18-13: TYPE-A WAVEFORMS IN 1/3 MUX, 1/2 BIAS DRIVE



MOVWI	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31
Operation:	 W → INDFn Effective address is determined by FSR + 1 (preincrement) FSR + 1 (predecrement) FSR + k (relative offset) After the Move, the FSR value will be either: FSR + 1 (all increments) FSR + 1 (all decrements) Unchanged
Status Affected:	None

Mode	Syntax	mm	
Preincrement	++FSRn	00	
Predecrement	FSRn	01	
Postincrement	FSRn++	10	
Postdecrement	FSRn	11	

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	
Syntax:	


No Operation

Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP


OPTION	Load OPTION_REG Register with W				
Syntax:	[label] OPTION				
Operands:	None				
Operation:	$(W) \rightarrow OPTION_REG$				
Status Affected:	None				
Description:	Move data from W register to OPTION_REG register.				
Words:	1				
Cycles:	1				
Example:	OPTION				
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F				

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.









Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

23.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

23.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

23.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

23.9 PICkit 3 In-Circuit Debugger/ Programmer


The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

23.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A