

Welcome to [E-XFL.COM](#)

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Type | Fixed Point |
| Interface | DAI/O, EBI/EMI, I ² C, Parallel, SPI |
| Clock Rate | 150MHz |
| Non-Volatile Memory | ROM (128kB) |
| On-Chip RAM | 82kB |
| Voltage - I/O | 3.30V |
| Voltage - Core | 1.80V |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 128-LQFP |
| Supplier Device Package | 128-LQFP (20x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/cirrus-logic/cs495314-cvzr |

Table of Contents

| | |
|--|-----------|
| 1 Documentation Strategy | 4 |
| 2 Overview | 4 |
| 2.1 Migrating from CS495xx(2) to CS4970x4 | 5 |
| 2.2 Licensing | 5 |
| 3 Code Overlays | 5 |
| 4 Hardware Functional Description | 6 |
| 4.1 Coyote DSP Core | 6 |
| 4.1.1 DSP Memory | 6 |
| 4.1.2 DMA Controller | 7 |
| 4.2 On-chip DSP Peripherals | 7 |
| 4.2.1 Digital Audio Input Port (DAI) | 7 |
| 4.2.2 Digital Audio Output Port (DAO) | 7 |
| 4.2.3 Serial Control Port 1 & 2 (I^2C or SPI) | 7 |
| 4.2.4 Parallel Control Port | 7 |
| 4.2.5 External Memory Interface | 7 |
| 4.2.6 General Purpose Input/Output (GPIO) | 7 |
| 4.2.7 Phase-locked Loop (PLL)-based Clock Generator | 8 |
| 4.3 DSP I/O Description | 8 |
| 4.3.1 Multiplexed Pins | 8 |
| 4.3.2 Termination Requirements | 8 |
| 4.3.3 Pads | 8 |
| 4.4 Application Code Security | 8 |
| 5 Characteristics and Specifications | 8 |
| 5.1 Absolute Maximum Ratings | 8 |
| 5.2 Recommended Operating Conditions | 9 |
| 5.3 Digital DC Characteristics | 9 |
| 5.4 Power Supply Characteristics | 9 |
| 5.5 Thermal Data (144-Pin LQFP) | 10 |
| 5.6 Thermal Data (128-pin LQFP) | 10 |
| 5.7 Switching Characteristics—RESET | 11 |
| 5.8 Switching Characteristics — XTI | 11 |
| 5.9 Switching Characteristics — Internal Clock | 12 |
| 5.10 Switching Characteristics — Serial Control Port - SPI Slave Mode | 12 |
| 5.11 Switching Characteristics — Serial Control Port - SPI Master Mode | 13 |
| 5.12 Switching Characteristics — Serial Control Port - I^2C Slave Mode | 14 |
| 5.13 Switching Characteristics — Serial Control Port - I^2C Master Mode | 15 |
| 5.14 Switching Characteristics — Parallel Control Port - Intel Slave Mode | 16 |
| 5.15 Switching Characteristics — Parallel Control Port - Motorola Slave Mode | 18 |
| 5.16 Switching Characteristics — Digital Audio Slave Input Port | 20 |
| 5.17 Switching Characteristics — Digital Audio Output Port | 21 |
| 5.18 Switching Characteristics — SDRAM Interface | 22 |
| 6 Ordering Information | 26 |
| 7 Environmental, Manufacturing, and Handling Information | 26 |
| 8 Device Pin-Out Diagram | 27 |
| 8.1 128-Pin LQFP Pin-Out Diagram | 27 |
| 8.2 144-Pin LQFP Pin-Out Diagram | 28 |
| 9 Package Mechanical Drawings | 29 |

1 Documentation Strategy

The CS4953xx data sheet describes the CS4953xx family of multichannel audio decoders. This document should be used in conjunction with the following documents when evaluating or designing a system around the CS4953xx family of processors.

Table 1. CS4953xx Related Documentation

| Document Name | Description |
|---|---|
| <i>CS4953xx Data Sheet</i> | This document, which contains the hardware specifications for the CS4953xx family |
| <i>CS4953xx Hardware User's Manual</i> | Includes detailed system design information for CS4953x3 product family, including Typical Connection Diagrams, Boot-Procedures, Pin Descriptions, etc. |
| <i>CS495314/CS4970x4 System Designer's Guide</i> | A new consolidated documentation set for the CS4953x4 product family that includes: <ul style="list-style-type: none"> Detailed system design information including typical connection diagrams, boot procedures, pin descriptions, etc. Also describes use of DSP Condenser™ tool Detailed firmware design information including signal processing flow diagrams and control API information |
| <i>AN288 - CS4953xx/CS4970x4 Firmware User's Manual</i> | Includes detailed firmware design information including signal processing flow diagrams and control API information |

The scope of the CS4953xx data sheet is primarily the hardware specifications of the CS4953xx family of devices. This includes hardware functionality, characteristic data, pinout, and packaging information.

The intended audience for the CS4953xx data sheet is the system PCB designer, MCU programmer, and the quality control engineer.

2 Overview

The CS4953xx DSP Family, together with Cirrus Logic's comprehensive library of audio processing algorithms enables the development of next-generation audio solutions. There are two classes of devices in the CS4953xx DSP family:

- CS4953x3 Class (ROM ID 3), comprising the CS495303 and the CS495313
- CS4953x4 Class (ROM ID 4), comprising the CS495304 and the CS495314

The primary difference between the CS4953x3 and the CS4953x4 classes is the support of the DSP Condenser application on the CS4953x4 class of products only. The DSP Condenser is a tool set that enables the DSP to automatically boot and configure itself from an external serial FLASH, thus reducing the traditional heavy loading on the part of the system microcontroller. Because of the design time savings, enhanced tools support, and better performance associated with the CS4953x4 product set, Cirrus Logic recommends that the CS4953x4 family be used for all new designs. More information on the DSP Condenser can be found in the *CS4953x4/CS497xx System Designer's Guide*.

Within each ROM ID class (3, 4), the breakdown into two devices per class (CS49530x and CS49531x) is based on the differences between the internal memory size and DSP firmware supported. Essentially, the audio processing features of the CS49531x are a superset of audio features available in the CS49530x. Table 2, "Device and Firmware Selection Guide," on page 6 provides details of the differences between the two product classes.

Note: The CS495303/04/14 is available in a 128-pin LQFP package and the CS495313 is available in a 128-pin or 144-pin LQFP package.

2.1 Migrating from CS4953x3 to CS4953x4

- The recommended way to boot the DSP for normal operation is “master boot”. Refer to Chapter 1 of the *CS4953x4/CS4970x4 System Designer’s Guide*. CS4953x4 supports slave boot mode as well (used for programming the serial flash with the DSP code, through the SCP2 port).
- CS4953x4 DSPs are only available in 128 pin package.
- The serial flash chip select pin used is pin 14 (GPIO0) for master boot. Cirrus Logic recommends that at least an 8-Mb serial flash device be used. Refer to *CS4953x4/CS4970x4 System Designer’s Guide* for a list of flash types that are currently supported.
- CS4953x4 DSP family supports DSP Condenser and DSP Manager API for runtime control/host communication. Refer to *CS4953x4/CS4970x4 System Designer’s Guide* for details.

2.2 Licensing

Licenses are required for all third party audio decoding/processing algorithms, including the application notes. contact your local Cirrus Sales representative for more information.

3 Code Overlays

The suite of software available for the CS4953xx family consists of an operating system (OS) and a library of overlays. The overlays have been divided into three main groups called Decoders, Matrix-processors, and Post-processors. All software components are defined below:

- **OS/Kernel** - Encompasses all non-audio processing tasks, including loading data from external memory, processing host messages, calling audio-processing subroutines, error concealment, etc.
- **Decoders** - Any Module that initially writes data into the audio I/O buffers, e.g. AC-3TM, DTS, PCM, etc. All the decoding/processing algorithms listed below require delivery of PCM or IEC61937-packed, compressed data via I²S- or LJ-formatted digital audio to the CS4953xx.
- **Matrix-processors** - Any module that processes audio I/O buffer PCM data in-place before the Post-processors. Generally speaking, these modules alter the number of valid channels in the audio I/O buffer through processes like Virtualization ($n \Rightarrow 2$ channels) or Matrix Decoding ($2 \Rightarrow n$ channels). Examples are Dolby ProLogic II, IIx, IIz and DTS Neo:6.
- **Post-processors** - Any module that processes audio I/O buffer PCM data in-place after the Matrix-Processors. Examples are Bass Management, Audio Manager, Tone Control, EQ, Delay, Customer-specific Effects, Dolby Headphone 2 and Dolby Virtual Speaker 2, etc.

The overlay structure reduces the time required to reconfigure the DSP when a processing change is requested. Each overlay can be reloaded independently without disturbing the other overlays. For example, when a new decoder is selected, the OS, matrix-, and post-processors do not need to be reloaded — only the new decoder (the same is true for the other overlays).

Table 2 below lists the firmware available based on device selection. Refer to AN288, *CS4953xx/CS497xxx Firmware User’s Manual* for the latest listing of application codes and Cirrus FrameworkTM modules available.

Table 2. Device and Firmware Selection Guide¹

| Device | Pre-Process | Decode Processor (DSP-A) ² | Matrix-processor (DSP-A) ² | Virtualizer-processor (DSP-B) ² | Post-processor (DSP-B) ² |
|--|----------------|--|--|--|---|
| CS49530x 300 M ACS | N/A | Stereo PCM Multi-Channel PCM (2:1 Down-sampling Option) Dolby Digital AAC MP3 HDCD | Dolby Pro Logic II/IIX/IIZ 7.1 Circle Surround II (Stereo In) Cirrus Original Multi-Channel Surround (Effects / Reverb Processor) Down-mix (Simultaneous Process) | Dolby Headphone Dolby Virtual Speaker SRS TruSurround XT THX Select | APP (Advanced Post-processing) –Tone Control –Select 2 –PEQ (up to 11 Bands) –Delay –7.1 Bass Manager –Audio Manager 1:2 Up-sampling |
| CS49531x (Superset of CS49530x) 300 M ACS | Lip Sync Delay | Same as CS49530x + DTS DTS-ES DTS 96/24 | Same as CS49530x + DTS Neo:6, DTS Neural Sound (Stereo In) | Same as CS49530x + THX Ultra2 | |

1. This feature list is a snapshot of features available as of the publication date of this revision of the data sheet. More features may now be available. Check with your Cirrus Logic Field Application Engineer (FAE) to obtain the latest feature list for the CS49530x and CS49531x products.

2. Additional processing (MPMA, MPMB, VPM, PPM) post any of the HD audio decoders may be limited. Contact your Cirrus Logic FAE for concurrency matrix.

4.2 On-chip DSP Peripherals

4.2.1 Digital Audio Input Port (DAI)

The 12-channel (6-line) DAI port supports a wide variety of data input formats. The port is capable of accepting PCM or IEC61937. Up to 32-bit word lengths are supported.

The port has two independent slave-only clock domains. Each data input can be independently assigned to a clock domain. The sample rate of the input clock domains can be determined automatically by the DSP, which off-loads the task of monitoring the S/PDIF receiver from the host. A time-stamping feature allows the input data to be sample-rate converted via software.

4.2.2 Digital Audio Output Port (DAO)

Note: There are two DAO ports. Each port can output eight channels of up to 32-bit PCM data. The port supports data rates from 32 kHz to 192 kHz. Each port can be configured as an independent clock domain in slave mode, or the ratio of the two clocks can be set to even multiples of each other in master mode. The two ports can also be ganged together into a single clock domain. Each port has one serial audio pin that can be configured as a 192 kHz S/PDIF transmitter (data with embedded clock on a single line).

Note: Only one S/PDIF transmitter pin is available in the 128-pin package.

4.2.3 Serial Control Port 1 & 2 (I²C or SPI)

There are two on-chip serial control ports that are capable of operating as master or slave in either I²C or SPI modes. SCP1 defaults to slave operation. It is dedicated for external host-control and supports an external clock up to 50 MHz in SPI mode. It is present in both the 144- and 128-pin packages. This high clock speed enables very fast code download, control or data delivery. SCP2 defaults to master mode and is dedicated for booting from external serial Flash memory or for audio sub-system control. SCP2 does not include the SCP2_BSY# pin in the 128-pin package.

4.2.4 Parallel Control Port

The CS4953xx parallel port supports both Motorola® and Intel® interfaces. It can be used for both control and data delivery. The parallel port pins are multiplexed with serial control port 2 and are available in the 144-pin package.

4.2.5 External Memory Interface

The external memory interface controller supports up to 128 Mb of SDRAM, using a 16-bit data bus.

4.2.6 General Purpose Input/Output (GPIO)

Many of the CS4953xx peripheral pins are multiplexed with GPIO. Each GPIO can be configured as an output, an input, or an input with interrupt. Each input-pin interrupt can be configured as rising edge, falling edge, active-low, or active-high.

4.2.7 Phase-Locked Loop (PLL)-based Clock Generator

The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used to clock the DSP core and peripherals. Through a second PLL divider chain, a dependent clock domain can be output on the DAO port for driving audio converters. The CS4953xx defaults to running from the external reference frequency and can be switched to use the PLL output after overlays have been loaded and configured, either through master boot from an external serial FLASH or through host control. A built-in crystal oscillator circuit with a buffered output is provided. The buffered output frequency ratio is selectable between 1:1 (default) or 2:1.

4.3 DSP I/O Description

4.3.1 Multiplexed Pins

Many of the CS4953xx pins are multi-functional. For details on pin functionality, refer to the *CS4953xx Hardware User's Manual*.

4.3.2 Termination Requirements

Open-drain pins on the CS4953xx must be pulled high for proper operation. Refer to the *CS4953xx Hardware User's Manual* to identify which pins are open-drain and what value of pull-up resistor is required for proper operation.

Mode select pins on the CS4953xx are used to select the boot mode upon the rising edge of reset. A detailed explanation of termination requirements for each communication mode select pin can be found in the *CS4953xx Hardware User's Manual*.

4.3.3 Pads

The CS4953xx I/O operates from the 3.3 V supply and is 5 V tolerant.

4.4 Application Code Security

The external program code may be encrypted by the programmer to protect any intellectual property it may contain. A secret, customer-specific key is used to encrypt the program code that is to be stored external to the device.

5 Characteristics and Specifications

Note: All data sheet minimum and maximum timing parameters are guaranteed over the rated voltage and temperature. All data sheet typical parameters are measured under the following conditions: T = 25 °C, C_L = 20 pF, VDD = VDDA = 1.8 V, VDDIO = 3.3 V, GNDD = GNDIO = GNDA = 0 V.

5.1 Absolute Maximum Ratings

(GNDD = GNDIO = GNDA = 0 V; all voltages with respect to 0 V)

| Parameter | Symbol | Min | Max | Unit |
|--|-------------------|------|--------|------|
| DC power supplies: | | | | |
| Core supply | VDD | -0.3 | 2.0 | V |
| PLL supply | VDDA | -0.3 | 3.6 | V |
| I/O supply | VDDIO | -0.3 | 3.6 | V |
| VDDA – VDDIO | | - | 0.3 | V |
| Input pin current, any pin except supplies | I _{in} | — | +/- 10 | mA |
| Input voltage on PLL_REF_RES | V _{filt} | -0.3 | 3.6 | V |
| Input voltage on I/O pins | V _{inio} | -0.3 | 5.0 | V |
| Storage temperature | T _{stg} | -65 | 150 | °C |

CAUTION: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

5.7 Switching Characteristics—RESET

| Parameter | Symbol | Min | Max | Unit |
|---|--------------|-----|-----|---------|
| RESET minimum pulse width low | T_{rstl} | 1 | — | μs |
| All bidirectional pins high-Z after RESET low | T_{rst2z} | /m | 100 | ns |
| Configuration pins setup before RESET high | T_{rstsu} | 50 | — | ns |
| Configuration pins hold after RESET high | T_{rsthld} | 20 | — | ns |




Figure 1. RESET Timing

5.8 Switching Characteristics — XTI

| Parameter | Symbol | Min | Max | Unit |
|--|-------------|--------|--------|----------|
| External Crystal operating frequency ¹ | F_{xtal} | 12.288 | 24.576 | MHz |
| XTI period | T_{clk_i} | 41 | 81.4 | ns |
| XTI high time | t_{clkih} | 16.4 | /m | ns |
| XTI low time | t_{clkil} | 16.4 | — | ns |
| External Crystal Load Capacitance (parallel resonant) ² | C_L | 10 | 18 | pF |
| External Crystal Equivalent Series Resistance | ESR | — | 50 | Ω |

1. Part characterized with the following crystal frequency values: 12.288 and 24.576
2. C_L refers to the total load capacitance as specified by the crystal manufacturer. Crystals which require a C_L outside this range should be avoided. The crystal oscillator circuit design should follow the crystal manufacturer's recommendation for load capacitor selection.




Figure 2. XTI Timing

5.10 Switching Characteristics — Serial Control Port - SPI Slave Mode

| Parameter | Symbol | Min | Typical | Max | Units |
|---|----------------|-----|--------------|-----|-------|
| SCP_CLK frequency ^{1,2} | f_{spisck} | — | — | 25 | MHz |
| SCP_CS falling to SCP_CLK rising ² | t_{spicss} | 24 | — | — | ns |
| SCP_CLK low time ² | t_{spickl} | 20 | — | — | ns |
| SCP_CLK high time ² | t_{spickh} | 20 | — | — | ns |
| Setup time SCP_MOSI input | t_{spidsu} | 5 | — | — | ns |
| Hold time SCP_MOSI input | t_{spidh} | 5 | — | — | ns |
| SCP_CLK low to SCP_MISO output valid ² | t_{spidov} | — | — | 11 | ns |
| SCP_CLK falling to SCP_IRQ rising ² | $t_{spiirqh}$ | — | — | 20 | ns |
| SCP_CS rising to SCP_IRQ falling ² | $t_{spiirql}$ | 0 | — | — | ns |
| SCP_CLK low to SCP_CS rising ² | t_{spicsh} | 24 | — | — | ns |
| SCP_CS rising to SCP_MISO output high-Z | $t_{spicsdz}$ | — | 20 | — | ns |
| SCP_CLK rising to SCP_BSY falling ² | $t_{spicbsyl}$ | — | $3*DCLKP+20$ | — | ns |

1. The specification f_{spisck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY pin should be implemented to prevent overflow of the input data buffer. At boot the maximum speed is $F_{xtal}/3$.
2. When SCP1 is in SPI slave mode, very slow rise and fall times of the SCP_CLK edges may make the edges of the SCP_CLK more susceptible to noise, resulting in non-smooth edges. Any glitch at the threshold levels of the SCP port input signals could result in abnormal operation of the port.
In systems that have noise coupling onto SCP_CLK, slow rise and fall times may cause host communication problems. Increasing rise time makes host communication more reliable.

5.13 Switching Characteristics — Serial Control Port - I²C Master Mode

| Parameter | Symbol | Min | Max | Units |
|---|----------------|------|-----|---------|
| SCP_CLK frequency ¹ | f_{iicck} | — | 400 | kHz |
| SCP_CLK low time | t_{iicckl} | 1.25 | — | μs |
| SCP_CLK high time | t_{iicckh} | 1.25 | — | μs |
| SCP_SCK rising to SCP_SDA rising or falling for START or STOP condition | $t_{iicckcmd}$ | 1.25 | — | μs |
| START condition to SCP_CLK falling | $t_{iicstscl}$ | 1.25 | — | μs |
| SCP_CLK falling to STOP condition | t_{iicstp} | 2.5 | — | μs |
| Bus free time between STOP and START conditions | t_{iicbft} | 3 | — | μs |
| Setup time SCP_SDA input valid to SCP_CLK rising | t_{iicsu} | 100 | — | ns |
| Hold time SCP_SDA input after SCP_CLK falling ² | t_{iich} | 0 | — | ns |
| SCP_CLK low to SCP_SDA out valid | t_{iicdov} | — | 36 | ns |

- The specification f_{iicck} indicates the maximum speed of the hardware. The system designer should be aware that the actual maximum speed of the communication port may be limited by the firmware application.
- This parameter is measured from the VIL level at the falling edge of the clock.




Figure 6. Serial Control Port - I²C Master Mode Timing




Figure 7. Parallel Control Port - Intel Slave Mode Read Cycle




Figure 8. Parallel Control Port - Intel Slave Mode Write Cycle




Figure 9. Parallel Control Port - Motorola Slave Mode Read Cycle Timing




Figure 10. Parallel Control Port - Motorola Slave Mode Write Cycle Timing

5.16 Switching Characteristics — Digital Audio Slave Input Port

| Parameter | Symbol | Min | Max | Unit |
|--|----------------|-----|-----|------|
| DAI_SCLK period | $T_{daiclkp}$ | 40 | — | ns |
| DAI_SCLK duty cycle | — | 45 | 55 | % |
| DAI_LRCLK transition from DAI_SCLK active edge | $t_{daisstlr}$ | 10 | — | ns |
| DAI_SCLK active edge from DAI_LRCLK transition | $t_{daislrts}$ | 10 | — | ns |
| Setup time DAI_DATAAn | t_{daidsu} | 10 | — | ns |
| Hold time DAI_DATAAn | t_{daidh} | 5 | — | ns |

Note: In these diagrams, falling edge is the inactive edge of DAI_SCLK.




Figure 11. Digital Audio Input (DAI) Port Timing Diagram





Figure 12. DAI Slave Timing Diagram

5.17 Switching Characteristics — Digital Audio Output Port

| Parameter | Symbol | Min | Max | Unit |
|---|----------------|-----|------|------|
| DAO_MCLK period | $T_{daomclk}$ | 40 | — | ns |
| DAO_MCLK duty cycle | — | 45 | 55 | % |
| DAO_SCLK period for Master or Slave mode ¹ | $T_{daosclk}$ | 40 | — | ns |
| DAO_SCLK duty cycle for Master or Slave mode ¹ | — | 40 | 60 | % |
| Master Mode (Output A1 Mode)^{1,2} | | | | |
| DAO_SCLK delay from DAO_MCLK rising edge, DAO_MCLK as an input | $t_{daomsck}$ | — | 19 | ns |
| DAO_SCLK delay from DAO_LRCLK transition ³ | $t_{daomlrts}$ | — | 8 | ns |
| DAO_LRCLK delay from DAO_SCLK transition ³ | $t_{daomstlr}$ | — | 8 | ns |
| DAO1_DATA[3:0], DAO2_DATA[1:0] delay from DAO_SCLK transition ³ | t_{daomdv} | — | 10 | ns |
| Slave Mode (Output A0 Mode)⁴ | | | | |
| DAO_SCLK active edge to DAO_LRCLK transition | $t_{daosstlr}$ | 10 | — | ns |
| DAO_LRCLK transition to DAO_SCLK active edge | $t_{daoslrts}$ | 10 | — | ns |
| DAO_Dx delay from DAO_SCLK inactive edge | t_{daosdv} | — | 12.5 | ns |

1. Master mode timing specifications are characterized, not production tested.
2. Master mode is defined as the CS4953xx driving both DAO_SCLK and DAO_LRCLK. When MCLK is an input, it is divided to produce DAO_SCLK, DAO_LRCLK.
3. This timing parameter is defined from the non-active edge of DAO_SCLK. The active edge of DAO_SCLK is the point at which the data is valid.
4. Slave mode is defined as DAO_SCLK, DAO_LRCLK driven by an external source.



Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK

Figure 13. Digital Audio Port Output Timing Master Mode




Figure 14. Digital Audio Output Timing, Slave Mode

5.18 Switching Characteristics — SDRAM Interface

Refer to Figure 15 through Figure 18.

(SD_CLKOUT = SD_CLKIN)

| Parameter | Symbol | Min | Typical | Max | Unit |
|---|---------------|------|---------|-----|------|
| SD_CLKIN high time | t_{sdclkh} | 2.3 | — | — | ns |
| SD_CLKIN low time | t_{sdclkl} | 2.3 | — | — | ns |
| SD_CLKOUT rise/fall time | $t_{sdclkrf}$ | — | — | 1 | ns |
| SD_CLKOUT Frequency | — | — | 150 | — | MHz |
| SD_CLKOUT duty cycle | — | 45 | — | 55 | % |
| SD_CLKOUT rising edge to signal valid | t_{sdcmdv} | — | — | 3.8 | ns |
| Signal hold from SD_CLKOUT rising edge | t_{sdcmdh} | — | 1.1 | — | ns |
| SD_CLKOUT rising edge to SD_DQMn valid | t_{sddqv} | — | 3.8 | — | ns |
| SD_DQMn hold from SD_CLKOUT rising edge | t_{sddqh} | 1.38 | — | — | ns |
| SD_DATA valid setup to SD_CLKIN rising edge | t_{sddsu} | 1.3 | — | — | ns |
| SD_DATA valid hold to SD_CLKIN rising edge | t_{sddh} | 2.1 | — | — | ns |
| SD_CLKOUT rising edge to ADDRn valid | t_{sdav} | — | 3.8 | — | ns |




Figure 15. External Memory Interface - SDRAM Burst Read Cycle




Figure 16. External Memory Interface - SDRAM Burst Write Cycle

7 Environmental, Manufacturing, and Handling Information

Table 6. Environmental, Manufacturing, and Handling Information

| Model Number | Peak Reflow Temp | MSL Rating* | Max Floor Life |
|---------------|------------------|-------------|----------------|
| CS495303-CVZ | 260 °C | 3 | 7 Days |
| CS495303-CVZR | | | |
| CS495304-CVZ | | | |
| CS495304-CVZR | | | |
| CS495304-DVZ | | | |
| CS495304-DVZR | | | |
| CS495313-CQZ | | | |
| CS495313-CQZR | | | |
| CS495313-CVZ | | | |
| CS495313-CVZR | | | |
| CS495314-CVZ | | | |
| CS495314-CVZR | | | |
| CS495314-DVZ | | | |
| CS495314-DVZR | | | |

* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.

8 Device Pinout Diagrams

8.1 128-pin LQFP Pinout Diagrams (CS495303/CS495313)

The CS495303/CS495313 DSP with a 128-pin package is **not** recommended for new designs. See Section 2 for details about this Cirrus Logic recommendation.




Figure 19. 128-pin LQFP Pin-Out Drawing (CS495303/CS495313)

8.3 144-pin LQFP Pinout Diagrams (CS495313)

The CS495313 DSP with a 144-pin package is **not** recommended for new designs. See Section 2 for details about this Cirrus Logic recommendation.




Figure 21. 144-pin LQFP Pin-Out Drawing (CS495313)

9 Package Mechanical Drawings

9.1 128-pin LQFP Package Drawing




Figure 22. 128-pin LQFP Package Drawing

Table 7. 128-pin LQFP Package Characteristics

| DIM | MILLIMETERS | | | INCHES | | |
|--|-------------|------|------|-----------|-------|-------|
| | MIN | NOM | MAX | MIN | NOM | MAX |
| A | — | — | 1.60 | — | — | .063" |
| A1 | 0.05 | — | 0.15 | .002" | — | .006" |
| b | 0.17 | 0.22 | 0.27 | .007" | .009" | .011" |
| D | 22.00 BSC | | | .866" | | |
| D1 | 20.00 BSC | | | .787" | | |
| E | 16.00 BSC | | | .630" | | |
| E1 | 14.00 BSC | | | .551" | | |
| e | 0.50 BSC | | | .020" | | |
| q | 0° | 3.5 | 7° | 0° | 3.5 | 7° |
| L | 0.45 | 0.60 | 0.75 | .018" | .024" | .030" |
| L1 | 1.00 REF | | | .039" REF | | |
| TOLERANCES OF FORM AND POSITION | | | | | | |
| ddd | 0.08 | | | .003" | | |

9.2 144-pin LQFP Package Drawing




Figure 23. 144-pin LQFP Package Drawing

Table 8. 144-pin LQFP Package Characteristics

| DIM | MILLIMETERS | | | INCHES | | |
|--|-------------|------|------|-----------|-------|-------|
| | MIN | NOM | MAX | MIN | NOM | MAX |
| A | — | — | 1.60 | — | — | .063" |
| A1 | 0.05 | — | 0.15 | .002" | — | .006" |
| b | 0.17 | 0.22 | 0.27 | .007" | .009" | .011" |
| D | 22.00 BSC | | | .866" | | |
| D1 | 20.00 BSC | | | .787" | | |
| E | 22.00 BSC | | | .866" | | |
| E1 | 20.00 BSC | | | .787" | | |
| e | 0.50 BSC | | | .020" | | |
| q | 0° | — | 7° | 0° | — | 7° |
| L | 0.45 | 0.60 | 0.75 | .018" | .024" | .030" |
| L1 | 1.00 REF | | | .039" REF | | |
| TOLERANCES OF FORM AND POSITION | | | | | | |
| ddd | 0.08 | | | .003" | | |