

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, I2S, POR, PWM, WDT
Number of I/O	26
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-9
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc1201t038f0016aaxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# XMC1200

Microcontroller Series for Industrial Applications

XMC1000 Family

ARM<sup>®</sup> Cortex<sup>™</sup>-M0 32-bit processor core

Data Sheet V1.4 2014-05

Microcontrollers





ı abı	le oi	Co	nter	nts

5 Quality Declaration ...... 64



## **Summary of Features**

Table 1 Synopsis of XMC1200 Device Types (cont'd)

Derivative	Package	Flash Kbytes	SRAM Kbytes
XMC1200-T038F0200	PG-TSSOP-38-9	200	16
XMC1202-T028X0016	PG-TSSOP-28-16	16	16
XMC1202-T028X0032	PG-TSSOP-28-16	32	16
XMC1202-T016X0016	PG-TSSOP-16-8	16	16
XMC1202-T016X0032	PG-TSSOP-16-8	32	16
XMC1202-Q024X0016	PG-VQFN-24-19	16	16
XMC1202-Q024X0032	PG-VQFN-24-19	32	16
XMC1201-Q040F0016	PG-VQFN-40-13	16	16
XMC1201-Q040F0032	PG-VQFN-40-13	32	16
XMC1201-Q040F0064	PG-VQFN-40-13	64	16
XMC1201-Q040F0128	PG-VQFN-40-13	128	16
XMC1201-Q040F0200	PG-VQFN-40-13	200	16
XMC1202-Q040X0016	PG-VQFN-40-13	16	16
XMC1202-Q040X0032	PG-VQFN-40-13	32	16

# 1.3 Device Type Features

The following table lists the available features per device type.

Table 2 Features of XMC1200 Device Types<sup>1)</sup>

Derivative	ADC channel	ACMP	BCCU	LEDTS	
XMC1200-T038	16	3	1	2	
XMC1201-T038	16	-	-	2	
XMC1202-T028	14	3	1	-	
XMC1202-T016	11	2	1	-	
XMC1202-Q024	13	3	1	-	
XMC1201-Q040	16	-	-	2	
XMC1202-Q040	16	3	1	-	

<sup>1)</sup> Features that are not included in this table are available in all the derivatives



#### **General Device Information**




Figure 8 XMC1200 PG-VQFN-40 Pin Configuration (top view)



#### **General Device Information**

Table 6 Package Pin Mapping

Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
P0.13	38	32	22	22	-	STD_INOUT	
P0.14	39	33	23	23	13	STD_INOUT	
P0.15	40	34	24	24	14	STD_INOUT	
P1.0	22	16	12	14	-	High Current	
P1.1	21	15	11	13	-	High Current	
P1.2	20	14	10	12	-	High Current	
P1.3	19	13	9	11	-	High Current	
P1.4	18	12	-	-	-	High Current	
P1.5	17	11	-	-	-	High Current	
P1.6	16	-	-	-	-	STD_INOUT	
P2.0	1	35	25	1	15	STD_INOUT /AN	
P2.1	2	36	26	2	-	STD_INOUT /AN	
P2.2	3	37	27	3	-	STD_IN/AN	
P2.3	4	38	-	-	-	STD_IN/AN	
P2.4	5	1	-	-	-	STD_IN/AN	
P2.5	6	2	28	-	-	STD_IN/AN	
P2.6	7	3	1	4	16	STD_IN/AN	
P2.7	8	4	2	5	1	STD_IN/AN	
P2.8	9	5	3	5	1	STD_IN/AN	
P2.9	10	6	4	6	2	STD_IN/AN	
P2.10	11	7	5	7	3	STD_INOUT /AN	
P2.11	12	8	6	8	4	STD_INOUT /AN	
VSS	13	9	7	9	5	Power	Supply GND, ADC reference GND



#### **General Device Information**

Table 6 Package Pin Mapping

l able 6	Pac	kage Pin	Mapping	3			
Function	VQFN 40	TSSOP 38	TSSOP 28	VQFN 24	TSSOP 16	Pad Type	Notes
VDD	14	10	8	10	6	Power	Supply VDD, ADC reference voltage/ORC reference voltage. VDD has to be supplied with the same voltage as VDDP
VDDP	15	10	8	10	6	Power	I/O port supply
VSSP	31	25	-	-	-	Power	I/O port ground
VDDP	32	26	-	-	-	Power	I/O port supply
VSSP	Exp. Pad	-	-	Exp. Pad	-	Power	Exposed Die Pad The exposed die pad is connected internally to VSSP. For proper operation, it is mandatory to connect the exposed pad to the board ground. For thermal aspects, please refer to the Package and Reliability chapter.



## 3.2 DC Parameters

## 3.2.1 Input/Output Characteristics

Table 11 provides the characteristics of the input/output pins of the XMC1200.

Table 11 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit	Values	Unit	Test Conditions
			Min.	Max.		
Output low voltage on port pins	$V_{OLP}$	CC	_	1.0	V	$I_{\rm OL}$ = 11 mA (5 V) $I_{\rm OL}$ = 7 mA (3.3 V)
(with standard pads)			_	0.4	V	$I_{\rm OL}$ = 5 mA (5 V) $I_{\rm OL}$ = 3.5 mA (3.3 V)
Output low voltage on high current pads	$V_{OLP1}$	CC	_	1.0	V	$I_{\rm OL}$ = 50 mA (5 V) $I_{\rm OL}$ = 25 mA (3.3 V)
			_	0.32	V	I <sub>OL</sub> = 10 mA (5 V)
			_	0.4	V	$I_{\rm OL}$ = 5 mA (3.3 V)
Output high voltage on port pins	$V_{OHP}$	CC	$V_{\mathrm{DDP}}$ - 1.0	_	V	$I_{\rm OH}$ = -10 mA (5 V) $I_{\rm OH}$ = -7 mA (3.3 V)
(with standard pads)			$V_{ m DDP}$ - 0.4	_	V	$I_{\rm OH}$ = -4.5 mA (5 V) $I_{\rm OH}$ = -2.5 mA (3.3 V)
Output high voltage on high current pads	$V_{OHP1}$	CC	V <sub>DDP</sub> - 0.32	-	V	$I_{OH} = -6 \text{ mA } (5 \text{ V})$
			V <sub>DDP</sub> - 1.0	-	V	$I_{\rm OH}$ = -8 mA (3.3 V)
			V <sub>DDP</sub> - 0.4	-	V	$I_{OH} = -4 \text{ mA } (3.3 \text{ V})$
Input low voltage on port pins (Standard Hysteresis)	$V_{ILPS}$	SR	_	$0.19 \times V_{DDP}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input high voltage on port pins (Standard Hysteresis)	$V_{IHPS}$	SR	$0.7  imes V_{ m DDP}$	_	V	CMOS Mode (5 V, 3.3 V & 2.2 V)
Input low voltage on port pins (Large Hysteresis)	$V_{ILPL}$	SR	_	$0.08 \times V_{\mathrm{DDP}}$	V	CMOS Mode (5 V, 3.3 V & 2.2 V) <sup>3)</sup>



Table 11 Input/Output Characteristics (Operating Conditions apply) (cont'd)

•			•	•	•	,
Parameter	Symbol		Limit Values		Unit	Test Conditions
			Min.	Max.		
$\begin{tabular}{ll} \hline & & & & \\ & & & & \\ & & & & \\ & & & &$	I <sub>MVDD1</sub> S	SR	-	130	mA	3)
	I <sub>MVDD2</sub> S	SR	_	260	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS1</sub> S	SR	-	130	mA	3)
$\begin{tabular}{ll} \hline & & & \\ & & & $	I <sub>MVSS2</sub> S	SR	-	260	mA	3)

Not subject to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> An additional error current  $(I_{INJ})$  will flow if an overload current flows through an adjacent pin.

<sup>3)</sup> Not subject to production test, verified by design/characterization.

<sup>4)</sup> Not subject to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V<sub>DDP</sub> is powered off.



Table 12 ADC Characteristics (Operating Conditions apply) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Gain settings	$G_{IN}CC$		1		_	GNCTRxz.GAINy = 00 <sub>B</sub> (unity gain)
			3		_	GNCTRxz.GAINy = 01 <sub>B</sub> (gain g1)
			6		_	GNCTRxz.GAINy = 10 <sub>B</sub> (gain g2)
			12		_	GNCTRxz.GAINy = 11 <sub>B</sub> (gain g3)
Sample Time	t <sub>sample</sub> CC	3	_	_	$f_{ m ADC}$	$V_{\rm DDP}$ = 5.0 V
		3	_	-	$f_{ADC}$	$V_{\rm DDP}$ = 3.3 V
		30	_	_	$f_{ADC}$	$V_{\rm DDP}$ = 1.8 V
Sigma delta loop hold time	t <sub>SD_hold</sub> CC	20	_	_	μS	Residual charge stored in an active sigma delta loop remains available
Conversion time in fast compare mode	t <sub>CF</sub> CC		9		$f_{\rm ADC}$	2)
Conversion time in 12-bit mode	t <sub>C12</sub> CC		20		$f_{\mathrm{ADC}}$	2)
Maximum sample rate in 12-bit mode <sup>3)</sup>	$f_{\mathrm{C12}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 42.5	_	1 sample pending
		_	_	f <sub>ADC</sub> / 62.5	_	2 samples pending
Conversion time in 10-bit mode	t <sub>C10</sub> CC		18		$f_{ADC}$	2)
Maximum sample rate in 10-bit mode <sup>3)</sup>	$f_{\mathrm{C10}}\mathrm{CC}$	_	_	f <sub>ADC</sub> / 40.5		1 sample pending
		_	_	f <sub>ADC</sub> / 58.5	_	2 samples pending
Conversion time in 8-bit mode	t <sub>C8</sub> CC		16		$f_{ADC}$	2)



# 3.2.3 Out of Range Comparator (ORC) Characteristics

The Out-of-Range Comparator (ORC) triggers on analog input voltages ( $V_{\rm AIN}$ ) above the  $V_{\rm DDP}$  on selected input pins (ORCx.AIN) and generates a service request trigger (ORCx.OUT).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 13 Out of Range Comparator (ORC) Characteristics (Operating Conditions apply; V<sub>DDP</sub> = 3.0 V - 5.5 V)

, , , , , , , , , , , , , , , , , , , ,										
Parameter	Symb	ol		Values			Note / Test Condition			
			Min.	Тур.	Max.					
DC Switching Level	$V_{ODC}$	CC	60	_	120	mV	$V_{AIN} \geq V_{DDP} + V_{ODC}$			
Hysteresis	$V_{OHYS}$	CC	25	_	$V_{\text{ODC}}$	mV				
Always detected	$t_{OPDD}$	CC	103	_	_	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV			
Overvoltage Pulse			88	_	_	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV			
Never detected	$t_{OPDN}$	CC	-	-	21	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV			
Overvoltage Pulse			_	_	11	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV			
Detection Delay	$t_{ODD}$	CC	39	_	132	ns	$V_{AIN} \geq V_{DDP}$ + 150 mV			
			31	-	121	ns	$V_{AIN} \geq V_{DDP}$ + 350 mV			
Release Delay	$t_{ORD}$	CC	44	_	240	ns	$V_{AIN} \leq V_{DDP}; \ V_{DDP} = 5 \ V$			
			57	_	340	ns	$V_{AIN} \leq V_{DDP}; \ V_{DDP} = 3.3 \ V$			
Enable Delay	$t_{\sf OED}$	CC	_	_	300	ns	ORCCTRL.ENORCx = 1			




Figure 10 ORCx.OUT Trigger Generation



# 3.2.6 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Table 16 Power Supply Parameters<sup>1)</sup>

Parameter	Symbol		Value	s	Unit	Note /	
		Min. Typ. <sup>2)</sup> Max.		Max.		<b>Test Condition</b>	
Active mode current <sup>3)</sup>	$I_{DDPA}CC$	_	8.8	11.5	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
		_	3.9	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Sleep mode current Peripherals clock enabled <sup>4)</sup>	I <sub>DDPSE</sub> CC	_	6.2	_	mA	$f_{ m MCLK}$ = 32 MHz $f_{ m PCLK}$ = 64 MHz	
Sleep mode current Peripherals clock disabled <sup>5)</sup>	I <sub>DDPSD</sub> CC	_	1.2	_	mA	$f_{ m MCLK}$ = 1 MHz $f_{ m PCLK}$ = 1 MHz	
Deep Sleep mode current <sup>6)</sup>	$I_{DDPDS}CC$	_	0.24	-	mA		
Wake-up time from Sleep to Active mode <sup>7)</sup>	t <sub>SSA</sub> CC	_	6	_	cycles		
Wake-up time from Deep Sleep to Active mode <sup>8)</sup>	$t_{DSA}CC$	_	280	_	μsec		

- 1) Not all parameters are 100% tested, but are verified by design/characterisation and test correlation.
- 2) The typical values are measured at  $T_A = +25$  °C and  $V_{DDP} = 5$  V.
- 3) CPU and all peripherals clock enabled, Flash is in active mode.
- 4) CPU is sleep, all peripherals clock enabled and Flash is in active mode.
- 5) CPU is sleep, Flash is powered down and code executed from RAM after wake-up.
- 6) CPU is sleep, peripherals clock disabled, Flash is powered down and code executed from RAM after wake-up.
- 7) CPU is sleep, Flash is in active mode during sleep mode.
- 8) CPU is sleep, Flash is in power down mode during deep sleep mode.



# 3.2.7 Flash Memory Parameters

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Table 18 Flash Memory Parameters

Parameter	Symbol		Values	3	Unit	Note /
		Min.	Min. Typ. Max.			Test Condition
Erase Time per page	t <sub>ERASE</sub> CC	6.8	7.1	7.6	ms	
Program time per block	t <sub>PSER</sub> CC	102	152	204	μS	
Wake-Up time	t <sub>WU</sub> CC	-	32.2	_	μS	
Read time per word	t <sub>a</sub> CC	-	50	-	ns	
Data Retention Time	t <sub>RET</sub> CC	10	-	_	years	Max. 100 erase / program cycles
Flash Wait States 1)	N <sub>WSFLASH</sub> CC	0	0.5	-		$f_{\rm MCLK} = 8  \rm MHz$
		0	1.4	_		$f_{\rm MCLK} = 16 \ \rm MHz$
		1	1.9	_		$f_{\rm MCLK} = 32 \ \rm MHz$
Erase Cycles per page	N <sub>ECYC</sub> CC	_	_	5*10 <sup>4</sup>	cycles	
Total Erase Cycles	N <sub>TECYC</sub> CC	-	_	2*10 <sup>6</sup>	cycles	

<sup>1)</sup> Flash wait states are automatically inserted by the Flash module during memory read when needed. Typical values are calculated from the execution of the Dhrystone benchmark program.



# 3.3.3 Power-Up and Supply Threshold Charcteristics

Table 20 provides the characteristics of the supply threshold in XMC1200.

Table 20 Power-Up and Supply Threshold Parameters (Operating Conditions apply) 1)

Parameter	Symbol	\	/alues		Unit	Note / Test Condition
		Min.	Тур.	Max.		
$\overline{V_{\mathrm{DDP}}}$ ramp-up time	$t_{RAMPUP}SR$	$\frac{V_{\rm DDP}}{S_{\rm VDDPrise}}$	_	10 <sup>7</sup>	μS	
$\overline{V_{\mathrm{DDP}}}$ slew rate	$S_{\mathrm{VDDPOP}}\mathrm{SR}$	0	_	0.1	V/μs	Slope during normal operation
	$S_{ m VDDP10}$ SR	0	_	10	V/μs	Slope during fast transient within +/- 10% of $V_{\rm DDP}$
	$S_{ m VDDPrise}$ SR	0	_	10	V/μs	Slope during power-on or restart after brownout event
	$S_{ m VDDPfall}^{2)} m SR$	0	_	0.25	V/μs	Slope during supply falling out of the +/-10% limits <sup>3)</sup>
$\overline{V_{\mathrm{DDP}}}$ prewarning voltage	$V_{DDPPW}$ CC	2.1	2.25	2.4	V	ANAVDEL.VDEL_ SELECT = 00 <sub>B</sub>
		2.85	3	3.15	V	ANAVDEL.VDEL_ SELECT = 01 <sub>B</sub>
		4.2	4.4	4.6	V	ANAVDEL.VDEL_ SELECT = 10 <sub>B</sub>
$\overline{V_{\mathrm{DDP}}}$ brownout reset voltage	$V_{\mathrm{DDPBO}}$ CC	1.55	1.62	1.75	V	calibrated, before user code starts running
Start-up time from power-on reset	t <sub>SSW</sub> SR	_	320	_	μS	Time to the first user code instruction <sup>4)</sup>

<sup>1)</sup> Not all parameters are 100% tested, but are verified by design/characterisation.

A capacitor of at least 100 nF has to be added between V<sub>DDP</sub> and V<sub>SSP</sub> to fulfill the requirement as stated for this parameter.



# 3.3.4 On-Chip Oscillator Characteristics

Table 21 provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1200.

Table 21 64 MHz DCO1 Characteristics (Operating Conditions apply)

				_	,			
Parameter	Symbol		Lir	nit Val	ues	Unit	Test Conditions	
			Min.	Тур.	Max.			
Nominal frequency	$f_{NOM}$	CC	63.5	64	64.5	MHz	under nominal conditions <sup>1)</sup> after trimming	
Accuracy	$\Delta f_{LT}$ CC		-1.7	_	3.4	%	with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature $(0  ^{\circ}\text{C} \text{ to } 85  ^{\circ}\text{C})^{2)}$	
			-3.9	_	4.0	%	with respect to $f_{NOM}(typ)$ , over temperature (-40 °C to 105 °C) <sup>2)</sup>	
Accuracy with calibration based on temperature sensor	$\Delta f_{LTT}$	CC	-1.3	_	1.25	%	with respect to $f_{NOM}(typ)$ , over temperature $(T_A = 0  ^{\circ}\text{C to } 105  ^{\circ}\text{C})^{2)}$	
			-2.6	_	1.25	%	with respect to $f_{NOM}(typ)$ , over temperature $(T_A = -40  ^{\circ}\text{C to } 105  ^{\circ}\text{C})^2)$	

<sup>1)</sup> The deviation is relative to the factory trimmed frequency at nominal  $V_{\rm DDC}$  and  $T_{\rm A}$  = + 25 °C.

<sup>2)</sup> Not subject to production test, verified by design/characterisation.



# 3.3.7 Peripheral Timings

Note: These parameters are not subject to production test, but verified by design and/or characterization.

## 3.3.7.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 25 USIC SSC Master Mode Timing

Parameter	Symbol		Values			Unit	Note /
			Min. Ty		Max.		Test Condition
Slave select output SELO active to first SCLKOUT transmit edge	<i>t</i> <sub>1</sub>	CC	80	-	-	ns	
Slave select output SELO inactive after last SCLKOUT receive edge	<i>t</i> <sub>2</sub>	CC	0	_	-	ns	
Data output DOUT[3:0] valid time	$t_3$	CC	-10	-	10	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	<i>t</i> <sub>4</sub>	SR	80	-	-	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	<i>t</i> <sub>5</sub>	SR	0	-	-	ns	

Table 26 USIC SSC Slave Mode Timing

Parameter	Symbol			Values	5	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge <sup>1)</sup>	t <sub>10</sub> S	SR	10	_	-	ns	
Select input DX2 hold after last clock input DX1 receive edge <sup>1)</sup>	t <sub>11</sub> S	SR	10	_	_	ns	



Table 26 USIC SSC Slave Mode Timing (cont'd)

Parameter	Symbol			Values	3	Unit	Note /
			Min.	Тур.	Max.		Test Condition
Receive data input DX0/DX[5:3] setup time to shift clock receive edge <sup>1)</sup>	t <sub>12</sub>	SR	10	_	-	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge <sup>1)</sup>	t <sub>13</sub>	SR	10	_	-	ns	
Data output DOUT[3:0] valid time	t <sub>14</sub>	СС	-	_	80	ns	

<sup>1)</sup> These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).






Figure 17 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration, for which the slave select signal is low-active, and the serial clock signal is not shifted and not inverted.

Subject to Agreement on the Use of Product Information



## Package and Reliability

The difference between junction temperature and ambient temperature is determined by  $\Delta T = (P_{\text{INT}} + P_{\text{IOSTAT}} + P_{\text{IODYN}}) \times R_{\Theta,\text{IA}}$ 

The internal power consumption is defined as

 $P_{\mathsf{INT}} = V_{\mathsf{DDP}} \times I_{\mathsf{DDP}}$  (switching current and leakage current).

The static external power consumption caused by the output drivers is defined as

$$P_{\mathsf{IOSTAT}} = \Sigma ((V_{\mathsf{DDP}}\text{-}V_{\mathsf{OH}}) \times I_{\mathsf{OH}}) + \Sigma (V_{\mathsf{OL}} \times I_{\mathsf{OL}})$$

The dynamic external power consumption caused by the output drivers ( $P_{\mathsf{IODYN}}$ ) depends on the capacitive load connected to the respective pins and their switching frequencies.

If the total power dissipation for a given system configuration exceeds the defined limit, countermeasures must be taken to ensure proper system operation:

- Reduce  $V_{\text{DDP}}$ , if possible in the system
- · Reduce the system frequency
- · Reduce the number of output pins
- · Reduce the load on active output drivers



## Package and Reliability




Figure 23 PG-TSSOP-16-8



## Package and Reliability




Figure 25 PG-VQFN-40-13

All dimensions in mm.