



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                     |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                  |
| Speed                      | 32MHz                                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                                           |
| Peripherals                | Brown-out Detect/Reset, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                             |
| Number of I/O              | 11                                                                                                                                                                                  |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                                   |
| RAM Size                   | 16K x 8                                                                                                                                                                             |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                                         |
| Data Converters            | A/D 11x12b                                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                  |
| Mounting Type              | Surface Mount                                                                                                                                                                       |
| Package / Case             | 16-TSSOP (0.173", 4.40mm Width)                                                                                                                                                     |
| Supplier Device Package    | PG-TSSOP-16-8                                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/xmc1202t016x0016aaxuma2">https://www.e-xfl.com/product-detail/infineon-technologies/xmc1202t016x0016aaxuma2</a> |

## XMC1200 Data Sheet

### Revision History: V1.4 2014-05

Previous Version: V1.3

| Page           | Subjects                                                                                                                     |
|----------------|------------------------------------------------------------------------------------------------------------------------------|
| <b>Page 11</b> | ADC channels of Table 2 is updated. Table 3 is added.                                                                        |
| <b>Page 12</b> | Description for Chip Identification Number of Section 1.4 is updated.                                                        |
| <b>Page 10</b> | A new variant XMC1200-T038 is included in Table 1, Table 2 and Table 4.                                                      |
| <b>Page 20</b> | The pad type is corrected for P1.6 in Table 6.                                                                               |
| <b>Page 32</b> | The $t_{C12}$ , $f_{C12}$ , $t_{C10}$ , $f_{C10}$ , $t_{C8}$ and $f_{C8}$ parameters are updated in Table 12.                |
| <b>Page 35</b> | Figure 9 is added.                                                                                                           |
| <b>Page 38</b> | The $t_{SR}$ and $t_{TSAL}$ parameters are updated in Table 15.                                                              |
| <b>Page 41</b> | Parameter name for $t_{PSE}$ is updated. The $N_{WSFLASH}$ parameter and test condition for $t_{RET}$ are added to Table 18. |
| <b>Page 44</b> | The min value for $V_{DDPBO}$ parameter is added to Table 20. Footnote 1 is updated.                                         |
| <b>Page 46</b> | The $\Delta f_{LTT}$ parameter is added to Table 21.                                                                         |
| <b>Page 47</b> | Figure 15 is added.                                                                                                          |

### Trademarks

C166™, TriCore™ and DAVE™ are trademarks of Infineon Technologies AG.

ARM®, ARM Powered® and AMBA® are registered trademarks of ARM, Limited.

Cortex™, CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

### We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

[mcdocu.comments@infineon.com](mailto:mcdocu.comments@infineon.com)



## Table of Contents

|          |                                                |           |
|----------|------------------------------------------------|-----------|
| <b>1</b> | <b>Summary of Features</b>                     | <b>8</b>  |
| 1.1      | Ordering Information                           | 10        |
| 1.2      | Device Types                                   | 10        |
| 1.3      | Device Type Features                           | 11        |
| 1.4      | Chip Identification Number                     | 12        |
| <b>2</b> | <b>General Device Information</b>              | <b>14</b> |
| 2.1      | Logic Symbols                                  | 14        |
| 2.2      | Pin Configuration and Definition               | 16        |
| 2.2.1    | Package Pin Summary                            | 20        |
| 2.2.2    | Port I/O Functions                             | 23        |
| <b>3</b> | <b>Electrical Parameter</b>                    | <b>26</b> |
| 3.1      | General Parameters                             | 26        |
| 3.1.1    | Parameter Interpretation                       | 26        |
| 3.1.2    | Absolute Maximum Ratings                       | 27        |
| 3.1.3    | Operating Conditions                           | 28        |
| 3.2      | DC Parameters                                  | 29        |
| 3.2.1    | Input/Output Characteristics                   | 29        |
| 3.2.2    | Analog to Digital Converters (ADC)             | 32        |
| 3.2.3    | Out of Range Comparator (ORC) Characteristics  | 36        |
| 3.2.4    | Analog Comparator Characteristics              | 37        |
| 3.2.5    | Temperature Sensor Characteristics             | 38        |
| 3.2.6    | Power Supply Current                           | 39        |
| 3.2.7    | Flash Memory Parameters                        | 41        |
| 3.3      | AC Parameters                                  | 42        |
| 3.3.1    | Testing Waveforms                              | 42        |
| 3.3.2    | Output Rise/Fall Times                         | 43        |
| 3.3.3    | Power-Up and Supply Threshold Characteristics  | 44        |
| 3.3.4    | On-Chip Oscillator Characteristics             | 46        |
| 3.3.5    | Serial Wire Debug Port (SW-DP) Timing          | 48        |
| 3.3.6    | SPD Timing Requirements                        | 49        |
| 3.3.7    | Peripheral Timings                             | 50        |
| 3.3.7.1  | Synchronous Serial Interface (USIC SSC) Timing | 50        |
| 3.3.7.2  | Inter-IC (IIC) Interface Timing                | 53        |
| 3.3.7.3  | Inter-IC Sound (IIS) Interface Timing          | 55        |
| <b>4</b> | <b>Package and Reliability</b>                 | <b>57</b> |
| 4.1      | Package Parameters                             | 57        |
| 4.1.1    | Thermal Considerations                         | 57        |
| 4.2      | Package Outlines                               | 59        |

|          |                                  |           |
|----------|----------------------------------|-----------|
| <b>5</b> | <b>Quality Declaration .....</b> | <b>64</b> |
|----------|----------------------------------|-----------|

**Summary of Features**
**Table 1 Synopsis of XMC1200 Device Types (cont'd)**

| <b>Derivative</b> | <b>Package</b> | <b>Flash Kbytes</b> | <b>SRAM Kbytes</b> |
|-------------------|----------------|---------------------|--------------------|
| XMC1200-T038F0200 | PG-TSSOP-38-9  | 200                 | 16                 |
| XMC1202-T028X0016 | PG-TSSOP-28-16 | 16                  | 16                 |
| XMC1202-T028X0032 | PG-TSSOP-28-16 | 32                  | 16                 |
| XMC1202-T016X0016 | PG-TSSOP-16-8  | 16                  | 16                 |
| XMC1202-T016X0032 | PG-TSSOP-16-8  | 32                  | 16                 |
| XMC1202-Q024X0016 | PG-VQFN-24-19  | 16                  | 16                 |
| XMC1202-Q024X0032 | PG-VQFN-24-19  | 32                  | 16                 |
| XMC1201-Q040F0016 | PG-VQFN-40-13  | 16                  | 16                 |
| XMC1201-Q040F0032 | PG-VQFN-40-13  | 32                  | 16                 |
| XMC1201-Q040F0064 | PG-VQFN-40-13  | 64                  | 16                 |
| XMC1201-Q040F0128 | PG-VQFN-40-13  | 128                 | 16                 |
| XMC1201-Q040F0200 | PG-VQFN-40-13  | 200                 | 16                 |
| XMC1202-Q040X0016 | PG-VQFN-40-13  | 16                  | 16                 |
| XMC1202-Q040X0032 | PG-VQFN-40-13  | 32                  | 16                 |


### 1.3 Device Type Features

The following table lists the available features per device type.

**Table 2 Features of XMC1200 Device Types<sup>1)</sup>**

| <b>Derivative</b> | <b>ADC channel</b> | <b>ACMP</b> | <b>BCCU</b> | <b>LEDTS</b> |
|-------------------|--------------------|-------------|-------------|--------------|
| XMC1200-T038      | 16                 | 3           | 1           | 2            |
| XMC1201-T038      | 16                 | -           | -           | 2            |
| XMC1202-T028      | 14                 | 3           | 1           | -            |
| XMC1202-T016      | 11                 | 2           | 1           | -            |
| XMC1202-Q024      | 13                 | 3           | 1           | -            |
| XMC1201-Q040      | 16                 | -           | -           | 2            |
| XMC1202-Q040      | 16                 | 3           | 1           | -            |


1) Features that are not included in this table are available in all the derivatives



**Figure 3 XMC1200 Logic Symbol for VQFN-24 and VQFN-40**

## 2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.



**Figure 4** XMC1200 PG-TSSOP-38 Pin Configuration (top view)

**General Device Information**
**Table 6 Package Pin Mapping**

| Function | VQFN<br>40 | TSSOP<br>38 | TSSOP<br>28 | VQFN<br>24 | TSSOP<br>16 | Pad Type         | Notes                               |
|----------|------------|-------------|-------------|------------|-------------|------------------|-------------------------------------|
| P0.13    | 38         | 32          | 22          | 22         | -           | STD_INOUT        |                                     |
| P0.14    | 39         | 33          | 23          | 23         | 13          | STD_INOUT        |                                     |
| P0.15    | 40         | 34          | 24          | 24         | 14          | STD_INOUT        |                                     |
| P1.0     | 22         | 16          | 12          | 14         | -           | High Current     |                                     |
| P1.1     | 21         | 15          | 11          | 13         | -           | High Current     |                                     |
| P1.2     | 20         | 14          | 10          | 12         | -           | High Current     |                                     |
| P1.3     | 19         | 13          | 9           | 11         | -           | High Current     |                                     |
| P1.4     | 18         | 12          | -           | -          | -           | High Current     |                                     |
| P1.5     | 17         | 11          | -           | -          | -           | High Current     |                                     |
| P1.6     | 16         | -           | -           | -          | -           | STD_INOUT        |                                     |
| P2.0     | 1          | 35          | 25          | 1          | 15          | STD_INOUT<br>/AN |                                     |
| P2.1     | 2          | 36          | 26          | 2          | -           | STD_INOUT<br>/AN |                                     |
| P2.2     | 3          | 37          | 27          | 3          | -           | STD_IN/AN        |                                     |
| P2.3     | 4          | 38          | -           | -          | -           | STD_IN/AN        |                                     |
| P2.4     | 5          | 1           | -           | -          | -           | STD_IN/AN        |                                     |
| P2.5     | 6          | 2           | 28          | -          | -           | STD_IN/AN        |                                     |
| P2.6     | 7          | 3           | 1           | 4          | 16          | STD_IN/AN        |                                     |
| P2.7     | 8          | 4           | 2           | 5          | 1           | STD_IN/AN        |                                     |
| P2.8     | 9          | 5           | 3           | 5          | 1           | STD_IN/AN        |                                     |
| P2.9     | 10         | 6           | 4           | 6          | 2           | STD_IN/AN        |                                     |
| P2.10    | 11         | 7           | 5           | 7          | 3           | STD_INOUT<br>/AN |                                     |
| P2.11    | 12         | 8           | 6           | 8          | 4           | STD_INOUT<br>/AN |                                     |
| VSS      | 13         | 9           | 7           | 9          | 5           | Power            | Supply GND,<br>ADC reference<br>GND |



## 2.2.2 Port I/O Functions

The following general building block is used to describe each PORT pin:

**Table 7 Port I/O Function Description**

| Function | Outputs  |          |          | Inputs   |          |          |
|----------|----------|----------|----------|----------|----------|----------|
|          | ALT1     | ALTn     | HWO0     | HWI0     | Input    | Input    |
| P0.0     |          | MODA.OUT | MODB.OUT | MODB.INA | MODC.INA |          |
| Pn.y     | MODA.OUT |          |          |          | MODA.INA | MODC.INB |

Pn.y is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via Pn\_IN.y, Pn\_OUT defines the output value.

Up to seven alternate output functions (ALT1/2/3/4/5/6/7) can be mapped to a single port pin, selected by Pn\_IOC.R.PC. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn\_HWSEL, it is possible to select between different hardware “masters” (HWO0/HWI0, HWO1/HWI1). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

**Table 8 Port I/O Functions**

| Function | Outputs                  |                    |                |                       |      |                       |                          |                     | Inputs              |                 |                     |                   |            |            |                    |                    |
|----------|--------------------------|--------------------|----------------|-----------------------|------|-----------------------|--------------------------|---------------------|---------------------|-----------------|---------------------|-------------------|------------|------------|--------------------|--------------------|
|          | ALT1                     | ALT2               | ALT3           | ALT4                  | ALT5 | ALT6                  | ALT7                     | HWO0                | HWO1                | HWI0            | HWI1                | Input             | Input      | Input      | Input              | Input              |
| P0.0     | ERU0.<br>PDOU0           | LEDS0.<br>LINE7    | ERU0.<br>GOUT0 | CCU40.<br>OUT0        |      | USIC0_CH0.<br>SELO0   | USIC0_CH1.<br>SELO0      | LEDS0.<br>EXTENDED7 |                     | LEDS0.<br>TSIN7 | LEDS0.<br>TSIN7     | BCCU0.<br>TRAPINB | CCU40.IN0C |            | USIC0_CH0.<br>DX2A | USIC0_CH1.<br>DX2A |
| P0.1     | ERU0.<br>PDOU1           | LEDS0.<br>LINE6    | ERU0.<br>GOUT1 | CCU40.<br>OUT1        |      | BCCU0.<br>OUT8        | SCU.<br>VDROP            | LEDS0.<br>EXTENDED6 |                     | LEDS0.<br>TSIN6 | LEDS0.<br>TSIN6     |                   | CCU40.IN1C |            |                    |                    |
| P0.2     | ERU0.<br>PDOU2           | LEDS0.<br>LINE5    | ERU0.<br>GOUT2 | CCU40.<br>OUT2        |      | VADC0.<br>EMUX02      |                          | LEDS0.<br>EXTENDED5 |                     | LEDS0.<br>TSIN5 | LEDS0.<br>TSIN5     |                   | CCU40.IN2C |            |                    |                    |
| P0.3     | ERU0.<br>PDOU3           | LEDS0.<br>LINE4    | ERU0.<br>GOUT3 | CCU40.<br>OUT3        |      | VADC0.<br>EMUX01      |                          | LEDS0.<br>EXTENDED4 |                     | LEDS0.<br>TSIN4 | LEDS0.<br>TSIN4     |                   | CCU40.IN3C |            |                    |                    |
| P0.4     | BCCU0.<br>OUT0           | LEDS0.<br>LINE3    | LEDS0.<br>COL3 | CCU40.<br>OUT1        |      | VADC0.<br>EMUX00      | WWDT.<br>SERVICE_O<br>UT | LEDS0.<br>EXTENDED3 |                     | LEDS0.<br>TSIN3 | LEDS0.<br>TSIN3     |                   |            |            |                    |                    |
| P0.5     | BCCU0.<br>OUT1           | LEDS0.<br>LINE2    | LEDS0.<br>COL2 | CCU40.<br>OUT0        |      | ACMP2. OUT            |                          | LEDS0.<br>EXTENDED2 |                     | LEDS0.<br>TSIN2 | LEDS0.<br>TSIN2     |                   |            |            |                    |                    |
| P0.6     | BCCU0.<br>OUT2           | LEDS0.<br>LINE1    | LEDS0.<br>COL1 | CCU40.<br>OUT0        |      | USIC0_CH1.<br>MCLKOUT | USIC0_CH1.<br>DOU0       | LEDS0.<br>EXTENDED1 |                     | LEDS0.<br>TSIN1 | LEDS0.<br>TSIN1     |                   | CCU40.IN0B |            | USIC0_CH1.<br>DX0C |                    |
| P0.7     | BCCU0.<br>OUT3           | LEDS0.<br>LINE0    | LEDS0.<br>COL0 | CCU40.<br>OUT1        |      | USIC0_CH0.<br>SCLKOUT | USIC0_CH1.<br>DOU0       | LEDS0.<br>EXTENDED0 |                     | LEDS0.<br>TSIN0 | LEDS0.<br>TSIN0     |                   | CCU40.IN1B |            | USIC0_CH0.<br>DX1C | USIC0_CH1.<br>DX0D |
| P0.8     | BCCU0.<br>OUT4           | LEDS1.<br>LINE0    | LEDS0.<br>COLA | CCU40.<br>OUT2        |      | USIC0_CH0.<br>SCLKOUT | USIC0_CH1.<br>SCLKOUT    | LEDS1.<br>EXTENDED0 |                     | LEDS1.<br>TSIN0 | LEDS1.<br>TSIN0     |                   | CCU40.IN2B |            | USIC0_CH0.<br>DX1B | USIC0_CH1.<br>DX1B |
| P0.9     | BCCU0.<br>OUT5           | LEDS1.<br>LINE1    | LEDS0.<br>COL6 | CCU40.<br>OUT3        |      | USIC0_CH0.<br>SELO0   | USIC0_CH1.<br>SELO0      | LEDS1.<br>EXTENDED1 |                     | LEDS1.<br>TSIN1 | LEDS1.<br>TSIN1     |                   | CCU40.IN3B |            | USIC0_CH0.<br>DX2B | USIC0_CH1.<br>DX2B |
| P0.10    | BCCU0.<br>OUT6           | LEDS1.<br>LINE2    | LEDS0.<br>COL5 | ACMP0. OUT            |      | USIC0_CH0.<br>SELO1   | USIC0_CH1.<br>SELO1      | LEDS1.<br>EXTENDED2 |                     | LEDS1.<br>TSIN2 | LEDS1.<br>TSIN2     |                   |            |            | USIC0_CH0.<br>DX2C | USIC0_CH1.<br>DX2C |
| P0.11    | BCCU0.<br>OUT7           | LEDS1.<br>LINE3    | LEDS0.<br>COL4 | USIC0_CH0.<br>MCLKOUT |      | USIC0_CH0.<br>SELO2   | USIC0_CH1.<br>SELO2      | LEDS1.<br>EXTENDED3 |                     | LEDS1.<br>TSIN3 | LEDS1.<br>TSIN3     |                   |            |            | USIC0_CH0.<br>DX2D | USIC0_CH1.<br>DX2D |
| P0.12    | BCCU0.<br>OUT6           | LEDS1.<br>LINE4    | LEDS0.<br>COL3 | LEDS1.<br>COL3        |      | USIC0_CH0.<br>SELO3   |                          | LEDS1.<br>EXTENDED4 |                     | LEDS1.<br>TSIN4 | LEDS1.<br>TSIN4     | BCCU0.<br>TRAPINA | CCU40.IN0A | CCU40.IN1A | CCU40.IN2A         | CCU40.IN3A         |
| P0.13    | WWDT.<br>SERVICE_O<br>UT | LEDS1.<br>LINE5    | LEDS0.<br>COL2 | LEDS1.<br>COL2        |      | USIC0_CH0.<br>SELO4   |                          | LEDS1.<br>EXTENDED5 |                     | LEDS1.<br>TSIN5 | LEDS1.<br>TSIN5     |                   |            |            | USIC0_CH0.<br>DX2F |                    |
| P0.14    | BCCU0.<br>OUT7           | LEDS1.<br>LINE6    | LEDS0.<br>COL1 | LEDS1.<br>COL1        |      | USIC0_CH0.<br>DOU0    | USIC0_CH0.<br>SCLKOUT    | LEDS1.<br>EXTENDED6 |                     | LEDS1.<br>TSIN6 | LEDS1.<br>TSIN6     |                   |            |            | USIC0_CH0.<br>DX0A | USIC0_CH0.<br>DX1A |
| P0.15    | BCCU0.<br>OUT8           | LEDS1.<br>LINE7    | LEDS0.<br>COL0 | LEDS1.<br>COL0        |      | USIC0_CH0.<br>DOU0    | USIC0_CH1.<br>MCLKOUT    | LEDS1.<br>EXTENDED7 |                     | LEDS1.<br>TSIN7 | LEDS1.<br>TSIN7     |                   |            |            | USIC0_CH0.<br>DX0B |                    |
| P1.0     | BCCU0.<br>OUT0           | CCU40.<br>OUT0     | LEDS0.<br>COL0 | LEDS1.<br>COLA        |      | ACMP1. OUT            | USIC0_CH0.<br>DOU0       |                     | USIC0_CH0.<br>DOU0  |                 | USIC0_CH0.<br>HWIN0 |                   |            |            | USIC0_CH0.<br>DX0C |                    |
| P1.1     | VADC0.<br>EMUX00         | CCU40.<br>OUT1     | LEDS0.<br>COL1 | LEDS1.<br>COL0        |      | USIC0_CH0.<br>DOU0    | USIC0_CH1.<br>SELO0      |                     | USIC0_CH0.<br>DOU01 |                 | USIC0_CH0.<br>HWIN1 |                   |            |            | USIC0_CH0.<br>DX0D | USIC0_CH0.<br>DX1D |
| P1.2     | VADC0.<br>EMUX01         | CCU40.<br>OUT2     | LEDS0.<br>COL2 | LEDS1.<br>COL1        |      | ACMP2. OUT            | USIC0_CH1.<br>DOU0       |                     | USIC0_CH0.<br>DOU02 |                 | USIC0_CH0.<br>HWIN2 |                   |            |            | USIC0_CH1.<br>DX0B |                    |
| P1.3     | VADC0.<br>EMUX02         | CCU40.<br>OUT3     | LEDS0.<br>COL3 | LEDS1.<br>COL2        |      | USIC0_CH1.<br>SCLKOUT | USIC0_CH1.<br>DOU0       |                     | USIC0_CH0.<br>DOU03 |                 | USIC0_CH0.<br>HWIN3 |                   |            |            | USIC0_CH1.<br>DX0A | USIC0_CH1.<br>DX1A |
| P1.4     | VADC0.<br>EMUX10         | LEDS0.<br>SCLKOUT  | LEDS0.<br>COL4 | LEDS1.<br>COL3        |      | USIC0_CH1.<br>SELO0   | USIC0_CH1.<br>SELO1      |                     |                     |                 |                     |                   |            |            | USIC0_CH0.<br>DX5E |                    |
| P1.5     | VADC0.<br>EMUX11         | USIC0_CH0.<br>DOU0 | LEDS0.<br>COLA | BCCU0.<br>OUT1        |      | USIC0_CH0.<br>SELO1   | USIC0_CH1.<br>SELO2      |                     |                     |                 |                     |                   |            |            | USIC0_CH1.<br>DX5F |                    |

### 3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Table 9 Absolute Maximum Rating Parameters**

| Parameter                                                    | Symbol                  |    | Values |      |                              | Unit | Note / Test Condition |
|--------------------------------------------------------------|-------------------------|----|--------|------|------------------------------|------|-----------------------|
|                                                              |                         |    | Min.   | Typ. | Max.                         |      |                       |
| Junction temperature                                         | $T_J$                   | SR | -40    | –    | 115                          | °C   | –                     |
| Storage temperature                                          | $T_S$                   | SR | -40    | –    | 125                          | °C   | –                     |
| Voltage on power supply pin with respect to $V_{SSP}$        | $V_{DDP}$               | SR | -0.3   | –    | 6                            | V    | –                     |
| Voltage on any pin with respect to $V_{SSP}$                 | $V_{IN}$                | SR | -0.5   | –    | $V_{DDP} + 0.5$<br>or max. 6 | V    | whichever is lower    |
| Voltage on any analog input pin with respect to $V_{SSP}$    | $V_{AIN}$<br>$V_{AREF}$ | SR | -0.5   | –    | $V_{DDP} + 0.5$<br>or max. 6 | V    | –                     |
| Input current on any pin during overload condition           | $I_{IN}$                | SR | -10    | –    | 10                           | mA   | –                     |
| Absolute sum of all input currents during overload condition | $\Sigma  I_{IN} $       | SR | –      | –    | 50                           | mA   | –                     |
| Analog comparator input voltage                              | $V_{CM}$                | SR | -0.3   | –    | $V_{DDP} + 0.3$              | V    |                       |

**Electrical Parameter**

**Table 12     ADC Characteristics (Operating Conditions apply) (cont'd)**

| Parameter                                       | Symbol         | Values |      |                  | Unit   | Note / Test Condition                                     |
|-------------------------------------------------|----------------|--------|------|------------------|--------|-----------------------------------------------------------|
|                                                 |                | Min.   | Typ. | Max.             |        |                                                           |
| Maximum sample rate in 8-bit mode <sup>3)</sup> | $f_{C8}$ CC    | –      | –    | $f_{ADC} / 38.5$ | –      | 1 sample pending                                          |
|                                                 |                | –      | –    | $f_{ADC} / 54.5$ | –      | 2 samples pending                                         |
| DNL error                                       | $EA_{DNL}$ CC  | –      | ±2.0 | –                | LSB 12 |                                                           |
| INL error                                       | $EA_{INL}$ CC  | –      | ±4.0 | –                | LSB 12 |                                                           |
| Gain error with external reference              | $EA_{GAIN}$ CC | –      | ±0.5 | –                | %      | SHSCFG.AREF = 00 <sub>B</sub> (calibrated)                |
| Gain error with internal reference              | $EA_{GAIN}$ CC | –      | ±3.6 | –                | %      | SHSCFG.AREF = 1X <sub>B</sub> (calibrated), -40°C - 105°C |
|                                                 |                | –      | ±2.0 | –                | %      | SHSCFG.AREF = 1X <sub>B</sub> (calibrated), 0°C - 85°C    |
| Offset error                                    | $EA_{OFF}$ CC  | –      | ±6.0 | –                | LSB 12 | Calibrated                                                |

- 1) Not subject to production test, verified by design/characterization.  
2) No pending samples assumed, excluding sampling time and calibration.  
3) Includes synchronization and calibration (average of gain and offset calibration).

### 3.2.4 Analog Comparator Characteristics

**Table 14** below shows the Analog Comparator characteristics.

**Table 14 Analog Comparator Characteristics (Operating Conditions apply)**

| Parameter                         | Symbol              |    | Limit Values |       |                         | Unit          | Notes/<br>Test Conditions                                                              |
|-----------------------------------|---------------------|----|--------------|-------|-------------------------|---------------|----------------------------------------------------------------------------------------|
|                                   |                     |    | Min.         | Typ.  | Max.                    |               |                                                                                        |
| Input Voltage                     | $V_{\text{CMP}}$    | SR | -0.05        | –     | $V_{\text{DDP}} + 0.05$ | V             |                                                                                        |
| Input Offset                      | $V_{\text{CMPOFF}}$ | CC | –            | +/-3  | –                       | mV            | High power mode<br>$\Delta V_{\text{CMP}} < 200 \text{ mV}$                            |
|                                   |                     |    | –            | +/-20 | –                       | mV            | Low power mode <sup>2)</sup><br>$\Delta V_{\text{CMP}} < 200 \text{ mV}$               |
| Propagation Delay <sup>1)2)</sup> | $t_{\text{PDELAY}}$ | CC | –            | 25    | –                       | ns            | High power mode,<br>$\Delta V_{\text{CMP}} = 100 \text{ mV}$                           |
|                                   |                     |    | –            | 80    | –                       | ns            | High power mode,<br>$\Delta V_{\text{CMP}} = 25 \text{ mV}$                            |
|                                   |                     |    | –            | 250   | –                       | ns            | Low power mode,<br>$\Delta V_{\text{CMP}} = 100 \text{ mV}$                            |
|                                   |                     |    | –            | 700   | –                       | ns            | Low power mode,<br>$\Delta V_{\text{CMP}} = 25 \text{ mV}$                             |
| Current Consumption <sup>2)</sup> | $I_{\text{ACMP}}$   | CC | –            | 100   | –                       | $\mu\text{A}$ | First active ACMP in<br>high power mode,<br>$\Delta V_{\text{CMP}} > 30 \text{ mV}$    |
|                                   |                     |    | –            | 66    | –                       | $\mu\text{A}$ | Each additional<br>ACMP in high power<br>mode, $\Delta V_{\text{CMP}} > 30 \text{ mV}$ |
|                                   |                     |    | –            | 10    | –                       | $\mu\text{A}$ | First active ACMP in<br>low power mode                                                 |
|                                   |                     |    | –            | 6     | –                       | $\mu\text{A}$ | Each additional<br>ACMP in low power<br>mode                                           |
| Input Hysteresis <sup>2)</sup>    | $V_{\text{HYS}}$    | CC | –            | 15    | –                       | mV            |                                                                                        |
| Filter Delay <sup>1)2)</sup>      | $t_{\text{FDELAY}}$ | CC | –            | 5     | –                       | ns            |                                                                                        |

1) Total Analog Comparator Delay is the sum of Propagation Delay and Filter Delay.

2) Not subject to production test, verified by design.

**Electrical Parameter**

**Table 17** provides the active current consumption of some modules operating at 5 V power supply at 25 °C. The typical values shown are used as a reference guide on the current consumption when these modules are enabled.

**Table 17 Typical Active Current Consumption<sup>1)</sup>**

| Active Current Consumption | Symbol                | Limit Values | Unit | Test Condition                                                    |
|----------------------------|-----------------------|--------------|------|-------------------------------------------------------------------|
|                            |                       | Typ.         |      |                                                                   |
| Baseload current           | $I_{\text{CPUDDC}}$   | 5.04         | mA   | Modules including Core, SCU, PORT, memories, ANATOP <sup>2)</sup> |
| VADC and SHS               | $I_{\text{ADCDDC}}$   | 3.4          | mA   | Set CGATCLR0.VADC to 1 <sup>3)</sup>                              |
| USIC0                      | $I_{\text{USIC0DDC}}$ | 0.87         | mA   | Set CGATCLR0.USIC0 to 1 <sup>4)</sup>                             |
| CCU40                      | $I_{\text{CCU40DDC}}$ | 0.94         | mA   | Set CGATCLR0.CCU40 to 1 <sup>5)</sup>                             |
| LEDTSx                     | $I_{\text{LTSxDDC}}$  | 0.76         | mA   | Set CGATCLR0.LEDTSx to 1 <sup>6)</sup>                            |
| BCCU0                      | $I_{\text{BCCU0DDC}}$ | 0.24         | mA   | Set CGATCLR0.BCCU0 to 1 <sup>7)</sup>                             |
| WDT                        | $I_{\text{WDTDDC}}$   | 0.03         | mA   | Set CGATCLR0.WDT to 1 <sup>8)</sup>                               |
| RTC                        | $I_{\text{RTCDDC}}$   | 0.01         | mA   | Set CGATCLR0.RTC to 1 <sup>9)</sup>                               |

1) Not subject to production test, verified by design/characterisation.

2) Baseload current is measured with device running in user mode, MCLK=PCLK=32 MHz, with an endless loop in the flash memory. The clock to the modules stated in CGATSTAT0 are gated.

3) Active current is measured with: module enabled, MCLK=32 MHz, running in auto-scan conversion mode

4) Active current is measured with: module enabled, alternating messages sent to PC at 57.6kbaud every 200ms

5) Active current is measured with: module enabled, MCLK=PCLK=32 MHz, 1 CCU4 slice for PWM switching from 1500Hz and 1000Hz at regular intervals, 1 CCU4 slice in capture mode for reading period and duty cycle

6) Active current is measured with: module enabled, MCLK=32 MHz, 1 LED column, 6 LED/TS lines, Pad Scheme A with large pad hysteresis config, time slice duration = 1.048 ms


7) Active current is measured with: module enabled, MCLK=32 MHz, PCLK=64MHz, FCLK=0.8MHz, Normal mode (BCCU Clk = FCLK/4), 3 BCCU Channels and 1 Dimming Engine, change color or dim every 1s

8) Active current is measured with: module enabled, MCLK=32 MHz, time-out mode; WLB = 0, WUB = 0x00008000; WDT serviced every 1s


9) Active current is measured with: module enabled, MCLK=32 MHz, Periodic interrupt enabled

### 3.3 AC Parameters


#### 3.3.1 Testing Waveforms



**Figure 11** Rise/Fall Time Parameters




**Figure 12** Testing Waveform, Output Delay



**Figure 13** Testing Waveform, Output High Impedance

## Electrical Parameter

- 3) Valid for a 100 nF buffer capacitor connected to supply pin where current from capacitor is forwarded only to the chip. A larger capacitor value has to be chosen if the power source sink a current.
- 4) This values does not include the ramp-up time. During startup firmware execution, MCLK is running at 32 MHz and the clocks to peripheral as specified in register CGATSTAT0 are gated.



**Figure 14**      **Supply Threshold Parameters**



### 3.3.4 On-Chip Oscillator Characteristics

**Table 21** provides the characteristics of the 64 MHz clock output from the digital controlled oscillator, DCO1 in XMC1200.

**Table 21 64 MHz DCO1 Characteristics (Operating Conditions apply)**

| Parameter                                             | Symbol                  |    | Limit Values |      |      | Unit | Test Conditions                                                                                           |
|-------------------------------------------------------|-------------------------|----|--------------|------|------|------|-----------------------------------------------------------------------------------------------------------|
|                                                       |                         |    | Min.         | Typ. | Max. |      |                                                                                                           |
| Nominal frequency                                     | $f_{\text{NOM}}$        | CC | 63.5         | 64   | 64.5 | MHz  | under nominal conditions <sup>1)</sup> after trimming                                                     |
| Accuracy                                              | $\Delta f_{\text{LT}}$  | CC | -1.7         | –    | 3.4  | %    | with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (0 °C to 85 °C) <sup>2)</sup>             |
|                                                       |                         |    | -3.9         | –    | 4.0  | %    | with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature (-40 °C to 105 °C) <sup>2)</sup>          |
| Accuracy with calibration based on temperature sensor | $\Delta f_{\text{LTT}}$ | CC | -1.3         | –    | 1.25 | %    | with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature ( $T_A = 0$ °C to 105 °C) <sup>2)</sup>   |
|                                                       |                         |    | -2.6         | –    | 1.25 | %    | with respect to $f_{\text{NOM}}(\text{typ})$ , over temperature ( $T_A = -40$ °C to 105 °C) <sup>2)</sup> |

1) The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DDC}}$  and  $T_A = +25$  °C.

2) Not subject to production test, verified by design/characterisation.


**Table 28 USIC IIC Fast Mode Timing <sup>1)</sup>**

| Parameter                                        | Symbol            | Values                               |      |      | Unit | Note / Test Condition |
|--------------------------------------------------|-------------------|--------------------------------------|------|------|------|-----------------------|
|                                                  |                   | Min.                                 | Typ. | Max. |      |                       |
| Fall time of both SDA and SCL                    | $t_1$<br>CC/SR    | 20 +<br>0.1 * $C_b$<br><sup>2)</sup> | -    | 300  | ns   |                       |
| Rise time of both SDA and SCL                    | $t_2$<br>CC/SR    | 20 +<br>0.1 * $C_b$                  | -    | 300  | ns   |                       |
| Data hold time                                   | $t_3$<br>CC/SR    | 0                                    | -    | -    | µs   |                       |
| Data set-up time                                 | $t_4$<br>CC/SR    | 100                                  | -    | -    | ns   |                       |
| LOW period of SCL clock                          | $t_5$<br>CC/SR    | 1.3                                  | -    | -    | µs   |                       |
| HIGH period of SCL clock                         | $t_6$<br>CC/SR    | 0.6                                  | -    | -    | µs   |                       |
| Hold time for (repeated) START condition         | $t_7$<br>CC/SR    | 0.6                                  | -    | -    | µs   |                       |
| Set-up time for repeated START condition         | $t_8$<br>CC/SR    | 0.6                                  | -    | -    | µs   |                       |
| Set-up time for STOP condition                   | $t_9$<br>CC/SR    | 0.6                                  | -    | -    | µs   |                       |
| Bus free time between a STOP and START condition | $t_{10}$<br>CC/SR | 1.3                                  | -    | -    | µs   |                       |
| Capacitive load for each bus line                | $C_b$ SR          | -                                    | -    | 400  | pF   |                       |

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2)  $C_b$  refers to the total capacitance of one bus line in pF.

## 4.2 Package Outlines



**Figure 21 PG-TSSOP-38-9**





Figure 22 PG-TSSOP-28-16



**Figure 25 PG-VQFN-40-13**

All dimensions in mm.