

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SMBus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.65V ~ 3.6V
Data Converters	A/D 20x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8ub20f32g-a-qfn32r

2. Ordering Information




Figure 2.1. EFM8UB2 Part Numbering

All EFM8UB2 family members have the following features:

- · CIP-51 Core running up to 48 MHz
- Two Internal Oscillators (48 MHz and 80 kHz)
- · USB Full/Low speed Function Controller
- · 5 V-In, 3.3 V-Out Regulator
- · 2 SMBus/I2C Interfaces
- SPI
- · 2 UARTs
- 5-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · 6 16-bit Timers
- · 2 Analog Comparators
- 10-bit Differential Analog-to-Digital Converter with integrated multiplexer and temperature sensor
- Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Crystal Oscillator	External Memory Inferface	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB20F64G-B-QFP48	64	4352	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F64G-B-QFP32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F64G-B-QFN32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32
EFM8UB20F32G-B-QFP48	32	2304	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F32G-B-QFP32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F32G-B-QFN32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	_
Idle	Core halted All peripherals clocked and fully operational Code resumes execution on wake event	Set IDLE bit in PCON0	Any interrupt
Suspend	Core and peripheral clocks halted Code resumes execution on wake event	Switch SYSCLK to HFOSC0 Set SUSPEND bit in HFO0CN	USB0 Bus Activity
Stop	 All internal power nets shut down Pins retain state Exit on any reset source	Set STOP bit in PCON0	Any reset source
Shutdown	 All internal power nets shut down 5V regulator remains active (if enabled) Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG01CN 2. Set STOP bit in PCON0	RSTb pin reset Power-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P3.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P4.0-P4.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 on some packages.

- Up to 40 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1) available on P0 pins.

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 48 MHz oscillator divided by 4, then divided by 8 (1.5 MHz).

- Provides clock to core and peripherals.
- 48 MHz internal oscillator (HFOSC0), accurate to ±1.5% over supply and temperature corners: accurate to +/- 0.25% when using USB clock recovery.
- 80 kHz low-frequency oscillator (LFOSC0).
- · External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK) for QFP48 packages.
- · External CMOS clock option (EXTCLK) for QFP32 and QFN32 packages.
- Internal oscillator has clock divider with eight settings for flexible clock scaling: 1, 2, 4, or 8.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base.
- · Programmable clock divisor and clock source selection.
- · Up to five independently-configurable channels
- 8- or 16-bit PWM modes (edge-aligned operation).
- · Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- · Software timer (internal compare) mode.
- · Integrated watchdog timer.

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- · Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- · 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- USB start-of-frame or falling edge of LFOSC0 capture (Timer 2 and Timer 3)

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- · Programmable timeout interval
- · Runs from the selected PCA clock source
- · Automatically enabled after any system reset

System Management Bus / I2C (SMB0 and SMB1)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus modules include the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- · Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- · Programmable data setup/hold times.

External Memory Interface (EMIF0)

The External Memory Interface (EMIF) enables access of off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) with the target address specified in either 8-bit or 16-bit formats.

- · Supports multiplexed and non-multiplexed memory access.
- · Four external memory modes:
 - · Internal only.
 - · Split mode without bank select.
 - · Split mode with bank select.
 - · External only
- · Configurable ALE (address latch enable) timing.
- · Configurable address setup and hold times.
- · Configurable write and read pulse widths.

3.7 Analog

10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10-bit mode, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

The ADC module is a Successive Approximation Register (SAR) Analog to Digital Converter (ADC). The key features of this ADC module are:

- · Up to 32 external inputs.
- · Differential or Single-ended 10-bit operation.
- Supports an output update rate of 500 ksps samples per second.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- · Two tracking mode options with programmable tracking time.
- Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Voltage reference selectable from external reference pin, on-chip precision reference (driven externally on reference pin), or VDD supply.
- · Integrated temperature sensor.

3.10 Bootloader

All devices come pre-programmed with a USB bootloader. This bootloader resides in the last three pages of code flash, which includes the code security page; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [**Application Notes**] tile.




Figure 3.2. Flash Memory Map with Bootloader—64 KB Devices

Table 3.2. Summary of Pins for Bootloader Communication

Bootloader	Pins for Bootload Communication
UART	TX – P0.4
	RX – P0.5
USB	VBUS
	D+
	D-

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 11, unless stated otherwise.

4.1.1 Recommended Operating Conditions

Table 4.1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V_{DD}		2.7 ²	3.3	3.6	V
Operating Supply Voltage on VRE- GIN	V _{REGIN}		2.7	_	5.25	V
System Clock Frequency	f _{SYSCLK}		0	_	48	MHz
Operating Ambient Temperature	T _A		-40	_	85	°C

- 1. All voltages with respect to GND
- 2. The USB specification requires 3.0 V minimum supply voltage.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	_					

Note:

- 1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 2. Includes supply current from regulators, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from regulators, supply monitor, and Low Frequency Oscillator.

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V_{VDDM}		2.60	2.65	2.70	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.7 V	_	_	1	ms
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	trst	Time between release of reset source and code execution	_	_	250	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	80	580	800	μs
VDD Supply Monitor Turn-On Time	t _{MON}		_	_	100	μs

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ¹	t _{WRITE}	One Byte	10	15	20	μs
Erase Time ¹	t _{ERASE}	One Page	10	15	22.5	ms
V _{DD} Voltage During Programming ²	V _{PROG}		2.7	_	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		10k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 48 MHz				

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).
- 3. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.5 Internal Oscillators

Table 4.5. Internal Oscillators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0	(48 MHz)					
Oscillator Frequency	f _{HFOSC0}	Full Temperature and Supply Range	47.3	48	48.7	MHz
Power Supply Sensitivity	PSS _{HFOS}	T _A = 25 °C	_	110	_	ppm/V
Temperature Sensitivity	TS _{HFOSC0}	V _{DD} = 3.0 V	_	25	_	ppm/°C
Low Frequency Oscillator (80	kHz)			ı	1	
Oscillator Frequency	f _{LFOSC}	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS _{LFOSC}	T _A = 25 °C	_	0.05	_	%/V
Temperature Sensitivity	TS _{LFOSC}	V _{DD} = 3.0 V	_	65	_	ppm/°C

4.1.6 Crystal Oscillator

Table 4.6. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}		0.02	_	30	MHz

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f _{CMOS}		0	_	48	MHz
Frequency (at EXTCLK pin)						

4.1.8 ADC

Table 4.8. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			10		Bits
Throughput Rate	f _S		_	_	500	ksps
Tracking Time	t _{TRK}		300	_	_	ns
SAR Clock Frequency	f _{SAR}		_	_	8.33	MHz
Conversion Time	t _{CNV}	10-Bit Conversion,	13	_	_	Clocks
Sample/Hold Capacitor	C _{SAR}		_	30	_	pF
Input Mux Impedance	R _{MUX}		_	5	_	kΩ
Voltage Reference Range	V _{REF}		1	_	V _{DD}	V
Input Voltage Range ¹	V _{IN}	Single-Ended (AIN+ - GND)	0	_	V _{REF}	V
		Differential (AIN+ - AIN-)	-V _{REF}	_	V _{REF}	V
Power Supply Rejection Ratio	PSRR _{ADC}		_	70	_	dB
DC Performance, VREF = 2.4 V						
Integral Nonlinearity	INL		_	±0.5	±1	LSB
Differential Nonlinearity (Guaranteed Monotonic)	DNL		_	±0.5	±1	LSB
Offset Error	E _{OFF}		-2	0	2	LSB
Offset Temperature Coefficient	TC _{OFF}		_	0.005	_	LSB/°C
Slope Error	E _M		_	-0.2	±0.5	%
Dynamic Performance 10 kHz Si	ne Wave Inp	ut 1dB below full scale, VREF = 2	.4 V		1	
Signal-to-Noise	SNR		55	58	_	dB
Signal-to-Noise Plus Distortion	SNDR		55	58	_	dB
Total Harmonic Distortion (Up to 5th Harmonic)	THD		_	-73	_	dB
Spurious-Free Dynamic Range	SFDR		_	78	_	dB

Note

1. Absolute input pin voltage is limited by the VDD and GND supply pins.

4.1.9 Voltage Reference

Table 4.9. Voltage Reference

Parameter	Symbol	Symbol Test Condition		Тур	Max	Unit
On-chip Precision Reference		'				
Output Voltage	V _{REFP}	T = 25 °C	2.38	2.42	2.46	V
Turn-on Time, settling to 0.5 LSB	rn-on Time, settling to 0.5 LSB t _{VREFP} 4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin		_	3	_	ms
		0.1 μF ceramic bypass on VREF pin	_	100	_	μs
Load Regulation	LR _{VREFP}	Load = 0 to 200 µA to GND	_	360	_	μV / μΑ
Short-circuit current	ISC _{VREFP}		_	_	8	mA
Power Supply Rejection PSRR _{VRE} FP		_	140	_	ppm/V	
External Reference						
Input Current	I _{EXTREF}	Sample Rate = 500 ksps; VREF = 3.0 V	_	9	_	μА

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	764	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	15	_	mV
Slope	М		_	2.87	_	mV/°C
Slope Error ¹	E _M		_	120	_	μV/°C
Linearity			_	0.5	_	°C
Turn-on Time			_	1.8	_	μs

^{1.} Represents one standard deviation from the mean.

6. Pin Definitions

6.1 EFM8UB2x-QFP48 Pin Definitions




Figure 6.1. EFM8UB2x-QFP48 Pinout

Table 6.1. Pin Definitions for EFM8UB2x-QFP48

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
1	P0.5	Multifunction I/O	Yes	UART0_RX	
				INT0.5	
				INT1.5	
2	P0.4	Multifunction I/O	Yes	UART0_TX	ADC0P.18
				INT0.4	ADC0N.18
				INT1.4	CMP0N.4
3	P0.3	Multifunction I/O	Yes	INT0.3	ADC0P.17
				INT1.3	ADC0N.17
					CMP0P.4
4	P0.2	Multifunction I/O	Yes	INT0.2	
				INT1.2	
5	P0.1	Multifunction I/O	Yes	INT0.1	
				INT1.1	
6	P0.0	Multifunction I/O	Yes	INT0.0	
				INT1.0	
7	GND	Ground			
8	D+	USB Data Positive			
9	D-	USB Data Negative			
10	VDD	Supply Power Input /			
		5V Regulator Output			
11	VREGIN	5V Regulator Input			
12	VBUS	USB VBUS Sense Input		VBUS	
13	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
14	C2D	C2 Debug Data			
15	P4.7	Multifunction I/O		EMIF_D7	ADC0P.34
				EMIF_AD7m	ADC0N.34
16	P4.6	Multifunction I/O		EMIF_D6	ADC0P.15
				EMIF_AD6m	ADC0N.15
					CMP1N.3
17	P4.5	Multifunction I/O		EMIF_D5	ADC0P.14
				EMIF_AD5m	ADC0N.14
					CMP1P.3

ADCON.5 CMPON.1 33 P2.5 Multifunction I/O Yes EMIF_A13 ADCOP.4 ADCON.4 CMPOP.1 34 P2.4 Multifunction I/O Yes EMIF_A12 ADCOP.25 ADCON.25 35 P2.3 Multifunction I/O Yes EMIF_A11 ADCOP.3 ADCON.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPOP.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRB ADCOP.0 ADCON.0 CMPOP.0 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNYSTR 42 P1.4 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.24 ADCON.22 45 P1.1 Multifunction I/O Yes EMIF_ALEM ADCOP.20 ADCOP.20 ADCOP.20 ADCOP.20 ADCOP.20 ADCOP.19 ADCOP.19 ADCOP.19 ADCON.19 CMP1P.4	Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
CMPON.1 CMPON.1 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.5 ADCO	32	P2.6	Multifunction I/O	Yes	EMIF_A14	ADC0P.5
P2.5 Multifunction I/O Yes EMIF_A13 ADCOP.4						ADC0N.5
ADCON.4 CMPOP.1						CMP0N.1
CMPOP.1 ADCOP.25 ADCOP.2 AD	33	P2.5	Multifunction I/O	Yes	EMIF_A13	ADC0P.4
P2.4 Multifunction I/O Yes EMIF_A12 ADC0P.25 ADC0N.25 35 P2.3 Multifunction I/O Yes EMIF_A11 ADC0P.3 ADC0N.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADC0P.2 ADC0N.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADC0P.1 ADC0P.1 ADC0P.1 ADC0N.0 CMP0P.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADC0P.0 ADC0N.0 CMP0P.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADC0P.24 ADC0N.24 ADC0N.24 ADC0N.24 ADC0N.24 ADC0N.23 ADC0N.23 ADC0N.23 ADC0P.24 ADC0P.25 ADC0P.26 ADC0P.26 ADC0P.26 ADC0P.26 ADC0P.27 ADC0P.27 ADC0P.28 ADC0P.28 ADC0P.28 ADC0P.28 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.20 A						ADC0N.4
ADCON.25 ADCON.25 ADCON.25 ADCON.25 ADCON.26 ADCON.27 ADCON.27 ADCON.27 ADCON.27 ADCON.28 ADCON.29 ADCON.29 ADCON.29 ADCON.29 ADCON.20 ADCON.20						CMP0P.1
P2.3 Multifunction I/O Yes EMIF_A11 ADCOP.3 ADCON.3 CMP1N.0	34	P2.4	Multifunction I/O	Yes	EMIF_A12	ADC0P.25
ADCON.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPON.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes EMIF_ALEM ADCOP.20 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						ADC0N.25
CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.23 ADCOP.24 ADCOP.25 ADC	35	P2.3	Multifunction I/O	Yes	EMIF_A11	ADC0P.3
P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0						ADC0N.3
ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMP0N.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMP0P.0 39 P1.7 Multifunction I/O Yes EMIF_WRB ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDB ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP1N.0
CMP1P.0 CMP1P.0 STATE CMP1P.0 STATE CMP1P.0 STATE CMP0N.0 STATE CMP0P.0 STATE CMP0P.2 STATE	36	P2.2	Multifunction I/O	Yes	EMIF_A10	ADC0P.2
P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPON.0						ADC0N.2
ADCON.1 CMPON.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.22 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP1P.0
CMPON.0 CMPON.0 CMPON.0 Sea EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 ADCON.0 CMPOP.0 ADCON.24 ADCON.24 ADCON.24 ADCON.24 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.24 ADCON.25 ADCON.26 ADCON.27 ADCON.28 ADCON.29 ADCON.29 ADCON.29 ADCON.29 ADCON.20 A	37	P2.1	Multifunction I/O	Yes	EMIF_A9	ADC0P.1
P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0						ADC0N.1
ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP0N.0
CMP0P.0 CMP0P.0 Seminary CMP0P.0 Seminary S	38	P2.0	Multifunction I/O	Yes	EMIF_A8	ADC0P.0
P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24						ADC0N.0
ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP0P.0
ADCOP.23	39	P1.7	Multifunction I/O	Yes	EMIF_WRb	ADC0P.24
ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.22 ADCON.22 ADCON.22 ADCON.22 ADCON.22 ADCON.20 ADCON.20						ADC0N.24
41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADC0P.22 ADC0N.22 44 P1.2 Multifunction I/O Yes ADC0P.20 ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21	40	P1.6	Multifunction I/O	Yes	EMIF_RDb	ADC0P.23
42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADC0P.22 ADC0N.22 44 P1.2 Multifunction I/O Yes ADC0P.20 ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.23
P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22	41	P1.5	Multifunction I/O	Yes		VREF
ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21	42	P1.4	Multifunction I/O	Yes	CNVSTR	
44 P1.2 Multifunction I/O Yes ADC0P.20	43	P1.3	Multifunction I/O	Yes	EMIF_ALEm	ADC0P.22
ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.22
CMP1N.4 ADC0P.19 ADC0N.19 CMP1P.4 ADC0P.21	44	P1.2	Multifunction I/O	Yes		ADC0P.20
45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.20
ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						CMP1N.4
CMP1P.4 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21	45	P1.1	Multifunction I/O	Yes		ADC0P.19
46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.19
						CMP1P.4
ADC0N.21	46	P1.0	Multifunction I/O	Yes		ADC0P.21
						ADC0N.21

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
5	D-	USB Data Negative			
6	VDD	Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	VBUS	USB VBUS Sense Input		VBUS	
9	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /	Yes		ADC0P.16
	C2D	C2 Debug Data			ADC0N.16
11	P2.7	Multifunction I/O	Yes		ADC0P.15
					ADC0N.15
12	P2.6	Multifunction I/O	Yes		ADC0P.14
					ADC0N.14
13	P2.5	Multifunction I/O	Yes		ADC0P.13
					ADC0N.13
					CMP0N.3
14	P2.4	Multifunction I/O	Yes		ADC0P.12
					ADC0N.12
					CMP0P.3
15	P2.3	Multifunction I/O	Yes		ADC0P.11
					ADC0N.11
					CMP1N.2
16	P2.2	Multifunction I/O	Yes		ADC0P.10
					ADC0N.10
					CMP1P.2
17	P2.1	Multifunction I/O	Yes		ADC0P.9
					ADC0N.9
					CMP0N.2
18	P2.0	Multifunction I/O	Yes		ADC0P.8
					ADC0N.8
					CMP0P.2
19	P1.7	Multifunction I/O	Yes		ADC0P.7
					ADC0N.7
					CMP1N.1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
20	P1.6	Multifunction I/O	Yes		ADC0P.6
					ADC0N.6
					CMP1P.1
21	P1.5	Multifunction I/O	Yes		ADC0P.5
					ADC0N.5
					CMP0N.1
22	P1.4	Multifunction I/O	Yes		ADC0P.4
					ADC0N.4
					CMP0P.1
23	P1.3	Multifunction I/O	Yes		ADC0P.3
					ADC0N.3
					CMP1N.0
24	P1.2	Multifunction I/O	Yes		ADC0P.2
					ADC0N.2
					CMP1P.0
25	P1.1	Multifunction I/O	Yes		ADC0P.1
					ADC0N.1
					CMP0N.0
26	P1.0	Multifunction I/O	Yes		ADC0P.0
					ADC0N.0
					CMP0P.0
27	P0.7	Multifunction I/O	Yes	INT0.7	VREF
				INT1.7	
28	P0.6	Multifunction I/O	Yes	CNVSTR	
				INT0.6	
				INT1.6	
29	P0.5	Multifunction I/O	Yes	INT0.5	ADC0P.20
				INT1.5	ADC0N.20
				UART0_RX	CMP1N.4
30	P0.4	Multifunction I/O	Yes	INT0.4	ADC0P.19
				INT1.4	ADC0N.19
				UART0_TX	CMP1P.4
31	P0.3	Multifunction I/O	Yes	EXTCLK	
				INT0.3	
				INT1.3	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
32	P0.2	Multifunction I/O	Yes	INT0.2 INT1.2	

Note: XTAL1 and XTAL2 are not available on this package. EXTCLK is still available on P0.3.

Dimension	Min	Тур	Max	
bbb	0.20			
ccc	0.10			
ddd		0.20		
theta	0°	3.5°	7°	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026, variation BBA.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2. QFP32 PCB Land Pattern Dimensions

Dimension	Min	Max		
C1	8.40	8.50		
C2	8.40	8.50		
Е	0.80 BSC			
X1	0.40	0.50		
Y1	1.25	1.35		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

Dimension	Min	Тур	Max
ddd	_	_	0.05
eee	_	_	0.08

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.3 QFN32 Package Marking



Figure 9.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).