

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 48MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.65V ~ 3.6V |
| Data Converters | A/D 20x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8ub20f32g-b-qfn32r |

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8UB2 Block Diagram

This section describes the EFM8UB2 family at a high level. For more information on each module including register definitions, see the EFM8UB2 Reference Manual.

Table 3.3. Summary of Pins for Bootload Mode Entry

| Device Package | Pin for Bootload Mode Entry |
|----------------|-----------------------------|
| QFN48 | P3.7 |
| QFP32 | P3.0 / C2D |
| QFN32 | P3.0 / C2D |

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in [Table 4.1 Recommended Operating Conditions on page 11](#), unless stated otherwise.

4.1.1 Recommended Operating Conditions

Table 4.1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------------------------|---------------------|----------------|------------------|-----|------|------|
| Operating Supply Voltage on VDD | V _{DD} | | 2.7 ² | 3.3 | 3.6 | V |
| Operating Supply Voltage on VREGIN | V _{REGIN} | | 2.7 | — | 5.25 | V |
| System Clock Frequency | f _{SYSCLK} | | 0 | — | 48 | MHz |
| Operating Ambient Temperature | T _A | | -40 | — | 85 | °C |

Note:

1. All voltages with respect to GND
2. The USB specification requires 3.0 V minimum supply voltage.

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------|----------------|-----|-----|-----|------|
| Note: | | | | | | |
| 1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount. | | | | | | |
| 2. Includes supply current from regulators, supply monitor, and High Frequency Oscillator. | | | | | | |
| 3. Includes supply current from regulators, supply monitor, and Low Frequency Oscillator. | | | | | | |

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------|---|------|------|------|---------|
| VDD Supply Monitor Threshold | V_{VDDM} | | 2.60 | 2.65 | 2.70 | V |
| Power-On Reset (POR) Threshold | V_{POR} | Rising Voltage on VDD | — | 1.4 | — | V |
| | | Falling Voltage on VDD | 0.75 | — | 1.36 | V |
| VDD Ramp Time | t_{RMP} | Time to $V_{DD} > 2.7$ V | — | — | 1 | ms |
| Reset Delay from POR | t_{POR} | Relative to $V_{DD} > V_{POR}$ | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t_{RST} | Time between release of reset source and code execution | — | — | 250 | μ s |
| RST Low Time to Generate Reset | t_{RSTL} | | 15 | — | — | μ s |
| Missing Clock Detector Response Time (final rising edge to reset) | t_{MCD} | $F_{SYSCLK} > 1$ MHz | 80 | 580 | 800 | μ s |
| VDD Supply Monitor Turn-On Time | t_{MON} | | — | — | 100 | μ s |

4.1.4 Flash Memory

Table 4.4. Flash Memory

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|--|-------------|---------------------------------------|-----|------|------|---------|
| Write Time ¹ | t_{WRITE} | One Byte | 10 | 15 | 20 | μ s |
| Erase Time ¹ | t_{ERASE} | One Page | 10 | 15 | 22.5 | ms |
| V_{DD} Voltage During Programming ² | V_{PROG} | | 2.7 | — | 3.6 | V |
| Endurance (Write/Erase Cycles) | N_{WE} | | 10k | 100k | — | Cycles |
| CRC Calculation Time | t_{CRC} | One 256-Byte Block SYSCLK = 48 MHz | — | 5.5 | — | μ s |
| Note: | | | | | | |
| 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles. | | | | | | |
| 2. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}). | | | | | | |
| 3. Data Retention Information is published in the Quarterly Quality and Reliability Report. | | | | | | |

4.1.5 Internal Oscillators

Table 4.5. Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|----------------|-----------------------------------|------|------|------|-----------------------|
| High Frequency Oscillator 0 (48 MHz) | | | | | | |
| Oscillator Frequency | f_{HFOSC0} | Full Temperature and Supply Range | 47.3 | 48 | 48.7 | MHz |
| Power Supply Sensitivity | PSS_{HFOSC0} | $T_A = 25\text{ }^\circ\text{C}$ | — | 110 | — | ppm/V |
| Temperature Sensitivity | TS_{HFOSC0} | $V_{DD} = 3.0\text{ V}$ | — | 25 | — | ppm/ $^\circ\text{C}$ |
| Low Frequency Oscillator (80 kHz) | | | | | | |
| Oscillator Frequency | f_{LFOSC} | Full Temperature and Supply Range | 75 | 80 | 85 | kHz |
| Power Supply Sensitivity | PSS_{LFOSC} | $T_A = 25\text{ }^\circ\text{C}$ | — | 0.05 | — | %/V |
| Temperature Sensitivity | TS_{LFOSC} | $V_{DD} = 3.0\text{ V}$ | — | 65 | — | ppm/ $^\circ\text{C}$ |

4.1.6 Crystal Oscillator

Table 4.6. Crystal Oscillator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-------------------|------------|----------------|------|-----|-----|------|
| Crystal Frequency | f_{XTAL} | | 0.02 | — | 30 | MHz |

4.1.7 External Clock Input

Table 4.7. External Clock Input

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------|----------------|-----|-----|-----|------|
| External Input CMOS Clock Frequency (at EXTCLK pin) | f_{CMOS} | | 0 | — | 48 | MHz |

4.1.8 ADC

Table 4.8. ADC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|----------------------------|----------------------------|-------------------|-----------|------------------|-------------------------|
| Resolution | N_{bits} | | | 10 | | Bits |
| Throughput Rate | f_S | | — | — | 500 | ksps |
| Tracking Time | t_{TRK} | | 300 | — | — | ns |
| SAR Clock Frequency | f_{SAR} | | — | — | 8.33 | MHz |
| Conversion Time | t_{CNV} | 10-Bit Conversion, | 13 | — | — | Clocks |
| Sample/Hold Capacitor | C_{SAR} | | — | 30 | — | pF |
| Input Mux Impedance | R_{MUX} | | — | 5 | — | k Ω |
| Voltage Reference Range | V_{REF} | | 1 | — | V_{DD} | V |
| Input Voltage Range ¹ | V_{IN} | Single-Ended (AIN+ - GND) | 0 | — | V_{REF} | V |
| | | Differential (AIN+ - AIN-) | $-V_{\text{REF}}$ | — | V_{REF} | V |
| Power Supply Rejection Ratio | PSRR_{ADC} | | — | 70 | — | dB |
| DC Performance, $V_{\text{REF}} = 2.4 \text{ V}$ | | | | | | |
| Integral Nonlinearity | INL | | — | ± 0.5 | ± 1 | LSB |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL | | — | ± 0.5 | ± 1 | LSB |
| Offset Error | E_{OFF} | | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC_{OFF} | | — | 0.005 | — | LSB/ $^{\circ}\text{C}$ |
| Slope Error | E_{M} | | — | -0.2 | ± 0.5 | % |
| Dynamic Performance 10 kHz Sine Wave Input 1dB below full scale, $V_{\text{REF}} = 2.4 \text{ V}$ | | | | | | |
| Signal-to-Noise | SNR | | 55 | 58 | — | dB |
| Signal-to-Noise Plus Distortion | SNDR | | 55 | 58 | — | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | | — | -73 | — | dB |
| Spurious-Free Dynamic Range | SFDR | | — | 78 | — | dB |
| Note: | | | | | | |
| 1. Absolute input pin voltage is limited by the VDD and GND supply pins. | | | | | | |

4.1.11 5 V Voltage Regulator

Table 4.11. 5V Voltage Regulator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|------------------------------------|---------------------|------------------------------|-----|-----|------|------|
| Input Voltage Range ¹ | V _{REGIN} | | 2.7 | — | 5.25 | V |
| Output Voltage on VDD ² | V _{REGOUT} | Output Current = 1 to 100 mA | 3.0 | 3.3 | 3.6 | V |
| Output Current ² | I _{REGOUT} | | — | — | 100 | mA |

Note:

1. Input range specified for regulation. When an external regulator is used, V_{REGIN} should be tied to VDD.
2. Output current is total regulator output, including any current required by the device.

5.2 USB

Figure 5.4 Connection Diagram for USB Pins on page 26 shows a typical connection diagram for the USB pins of the EFM8UB2 devices including ESD protection diodes on the USB pins.




Figure 5.4. Connection Diagram for USB Pins

5.3 Voltage Reference (VREF)

Figure 5.5 Connection Diagram for Internal Voltage Reference on page 26 shows a typical connection diagram for the voltage reference (VREF) pin of the EFM8UB2 devices when using the internal voltage reference. When using an external voltage reference, consult the external reference data sheet for connection recommendations.




Figure 5.5. Connection Diagram for Internal Voltage Reference

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|------------------------------|---------------------------------|
| 18 | P4.4 | Multifunction I/O | | EMIF_D4 EMIF_AD4m | ADC0P.13 ADC0N.13 CMP0N.3 |
| 19 | P4.3 | Multifunction I/O | | EMIF_D3 EMIF_AD3m | ADC0P.12 ADC0N.12 CMP0P.3 |
| 20 | P4.2 | Multifunction I/O | | EMIF_D2 EMIF_AD2m | ADC0P.33 ADC0N.33 |
| 21 | P4.1 | Multifunction I/O | | EMIF_D1 EMIF_AD1m | ADC0P.32 ADC0N.32 |
| 22 | P4.0 | Multifunction I/O | | EMIF_D0 EMIF_AD0m | ADC0P.11 ADC0N.11 CMP1N.2 |
| 23 | P3.7 | Multifunction I/O | Yes | EMIF_A7 EMIF_A15m | ADC0P.10 ADC0N.10 CMP1P.2 |
| 24 | P3.6 | Multifunction I/O | Yes | EMIF_A6 EMIF_A14m | ADC0P.29 ADC0N.29 |
| 25 | P3.5 | Multifunction I/O | Yes | EMIF_A5 EMIF_A13m | ADC0P.9 ADC0N.9 CMP0N.2 |
| 26 | P3.4 | Multifunction I/O | Yes | EMIF_A4 EMIF_A12m | ADC0P.8 ADC0N.8 CMP0P.2 |
| 27 | P3.3 | Multifunction I/O | Yes | EMIF_A3 EMIF_A11m | ADC0P.28 ADC0N.28 |
| 28 | P3.2 | Multifunction I/O | Yes | EMIF_A2 EMIF_A10m | ADC0P.27 ADC0N.27 |
| 29 | P3.1 | Multifunction I/O | Yes | EMIF_A1 EMIF_A9m | ADC0P.7 ADC0N.7 CMP1N.1 |
| 30 | P3.0 | Multifunction I/O | Yes | EMIF_A0 EMIF_A8m | ADC0P.6 ADC0N.6 CMP1P.1 |
| 31 | P2.7 | Multifunction I/O | Yes | EMIF_A15 | ADC0P.26 ADC0N.26 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|------------------------------|---------------------------------|
| 32 | P2.6 | Multifunction I/O | Yes | EMIF_A14 | ADC0P.5 ADC0N.5 CMP0N.1 |
| 33 | P2.5 | Multifunction I/O | Yes | EMIF_A13 | ADC0P.4 ADC0N.4 CMP0P.1 |
| 34 | P2.4 | Multifunction I/O | Yes | EMIF_A12 | ADC0P.25 ADC0N.25 |
| 35 | P2.3 | Multifunction I/O | Yes | EMIF_A11 | ADC0P.3 ADC0N.3 CMP1N.0 |
| 36 | P2.2 | Multifunction I/O | Yes | EMIF_A10 | ADC0P.2 ADC0N.2 CMP1P.0 |
| 37 | P2.1 | Multifunction I/O | Yes | EMIF_A9 | ADC0P.1 ADC0N.1 CMP0N.0 |
| 38 | P2.0 | Multifunction I/O | Yes | EMIF_A8 | ADC0P.0 ADC0N.0 CMP0P.0 |
| 39 | P1.7 | Multifunction I/O | Yes | EMIF_WRb | ADC0P.24 ADC0N.24 |
| 40 | P1.6 | Multifunction I/O | Yes | EMIF_RDb | ADC0P.23 ADC0N.23 |
| 41 | P1.5 | Multifunction I/O | Yes | | VREF |
| 42 | P1.4 | Multifunction I/O | Yes | CNVSTR | |
| 43 | P1.3 | Multifunction I/O | Yes | EMIF_ALEm | ADC0P.22 ADC0N.22 |
| 44 | P1.2 | Multifunction I/O | Yes | | ADC0P.20 ADC0N.20 CMP1N.4 |
| 45 | P1.1 | Multifunction I/O | Yes | | ADC0P.19 ADC0N.19 CMP1P.4 |
| 46 | P1.0 | Multifunction I/O | Yes | | ADC0P.21 ADC0N.21 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|-------------------------------------|------------------|
| 47 | P0.7 | Multifunction I/O | Yes | XTAL2 EXTCLK INT0.7 INT1.7 | |
| 48 | P0.6 | Multifunction I/O | Yes | XTAL1 INT0.6 INT1.6 | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|------------------------------|---------------------------------|
| 18 | P2.0 | Multifunction I/O | Yes | | ADC0P.8 ADC0N.8 CMP0P.2 |
| 19 | P1.7 | Multifunction I/O | Yes | | ADC0P.7 ADC0N.7 CMP1N.1 |
| 20 | P1.6 | Multifunction I/O | Yes | | ADC0P.6 ADC0N.6 CMP1P.1 |
| 21 | P1.5 | Multifunction I/O | Yes | | ADC0P.5 ADC0N.5 CMP0N.1 |
| 22 | P1.4 | Multifunction I/O | Yes | | ADC0P.4 ADC0N.4 CMP0P.1 |
| 23 | P1.3 | Multifunction I/O | Yes | | ADC0P.3 ADC0N.3 CMP1N.0 |
| 24 | P1.2 | Multifunction I/O | Yes | | ADC0P.2 ADC0N.2 CMP1P.0 |
| 25 | P1.1 | Multifunction I/O | Yes | | ADC0P.1 ADC0N.1 CMP0N.0 |
| 26 | P1.0 | Multifunction I/O | Yes | | ADC0P.0 ADC0N.0 CMP0P.0 |
| 27 | P0.7 | Multifunction I/O | Yes | INT0.7 INT1.7 | VREF |
| 28 | P0.6 | Multifunction I/O | Yes | CNVSTR INT0.6 INT1.6 | |
| 29 | P0.5 | Multifunction I/O | Yes | INT0.5 INT1.5 UART0_RX | ADC0P.20 ADC0N.20 CMP1N.4 |

| Dimension | Min | Typ | Max |
|-----------|-----|------|-----|
| ccc | | 0.08 | |
| ddd | | 0.08 | |
| theta | 0° | 3.5° | 7° |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MS-026, variation ABC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

7.2 QFP48 PCB Land Pattern




Figure 7.2. QFP48 PCB Land Pattern Drawing

Table 7.2. QFP48 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|----------|------|
| C1 | 8.30 | 8.40 |
| C2 | 8.30 | 8.40 |
| E | 0.50 BSC | |
| X1 | 0.20 | 0.30 |
| Y1 | 1.40 | 1.50 |

| Dimension | Min | Max |
|--|-----|-----|
| <p>Note:</p> <ol style="list-style-type: none"> 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. This Land Pattern Design is based on the IPC-7351 guidelines. 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad. 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 5. The stencil thickness should be 0.125 mm (5 mils). 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads. 7. A No-Clean, Type-3 solder paste is recommended. 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | |

7.3 QFP48 Package Marking




Figure 7.3. QFP48 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

8. QFP32 Package Specifications

8.1 QFP32 Package Dimensions




Figure 8.1. QFP32 Package Drawing

Table 8.1. QFP32 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|----------|------|------|
| A | — | — | 1.60 |
| A1 | 0.05 | — | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.30 | 0.37 | 0.45 |
| D | 9.00 BSC | | |
| D1 | 7.00 BSC | | |
| e | 0.80 BSC | | |
| E | 9.00 BSC | | |
| E1 | 7.00 BSC | | |
| L | 0.45 | 0.60 | 0.75 |
| aaa | 0.20 | | |

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2. QFP32 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|----------|------|
| C1 | 8.40 | 8.50 |
| C2 | 8.40 | 8.50 |
| E | 0.80 BSC | |
| X1 | 0.40 | 0.50 |
| Y1 | 1.25 | 1.35 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.3 QFP32 Package Marking




Figure 8.3. QFP32 Package Marking

The package marking consists of:

- P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

| Dimension | Min | Typ | Max |
|-----------|-----|-----|------|
| ddd | — | — | 0.05 |
| eee | — | — | 0.08 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.2 QFN32 PCB Land Pattern




Figure 9.2. QFN32 PCB Land Pattern Drawing

Table 9.2. QFN32 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|----------|------|
| C1 | 4.80 | 4.90 |
| C2 | 4.80 | 4.90 |
| E | 0.50 BSC | |
| X1 | 0.20 | 0.30 |
| X2 | 3.20 | 3.40 |
| Y1 | 0.75 | 0.85 |
| Y2 | 3.20 | 3.40 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
8. A No-Clean, Type-3 solder paste is recommended.
9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.