



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SMBus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.65V ~ 3.6V
Data Converters	A/D 20x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8ub20f64g-a-qfn32r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Feature List

The EFM8UB2 highlighted features are listed below.

- · Core:
 - · Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - · 48 MHz maximum operating frequency
- · Memory:
 - Up to 64 KB flash memory, in-system re-programmable from firmware.
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power
 - · Internal LDO regulator for CPU core voltage
 - Internal 5-to-3.3 V LDO allows direct connection to USB supply net
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 40 total multifunction I/O pins:
 - · Flexible peripheral crossbar for peripheral routing
 - 10 mA source, 25 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 48 MHz precision oscillator (±1.5% accuracy without USB clock recovery, ±0.25% accuracy with USB clock recovery)
 - · Internal 80 kHz low-frequency oscillator
 - · External crystal, RC, C, and CMOS clock options

- · Timers/Counters and PWM:
 - 5-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
 - 6 x 16-bit general-purpose timers
- · Communications and Digital Peripherals:
 - Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1 KB FIFO RAM
 - 2 x UART
 - SPI™ Master / Slave
 - 2 x SMBus™/I2C™ Master / Slave
 - External Memory Interface (EMIF)
- · Analog:
 - 10-Bit Analog-to-Digital Converter (ADC0)
 - 2 x Low-current analog comparators
- · On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - Four hardware breakpoints, single-stepping
- · Pre-loaded USB bootloader
- Temperature range -40 to 85 °C
- Single power supply 2.65 to 3.6 V
- · QFP48, QFP32, and QFN32 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8UB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.65 to 3.6 V operation and is available in 32-pin QFN, 32-pin QFP, or 48-pin QFP packages. All package options are lead-free and RoHS compliant.

2. Ordering Information




Figure 2.1. EFM8UB2 Part Numbering

All EFM8UB2 family members have the following features:

- · CIP-51 Core running up to 48 MHz
- Two Internal Oscillators (48 MHz and 80 kHz)
- · USB Full/Low speed Function Controller
- · 5 V-In, 3.3 V-Out Regulator
- · 2 SMBus/I2C Interfaces
- SPI
- · 2 UARTs
- 5-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · 6 16-bit Timers
- · 2 Analog Comparators
- 10-bit Differential Analog-to-Digital Converter with integrated multiplexer and temperature sensor
- Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Crystal Oscillator	External Memory Inferface	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB20F64G-B-QFP48	64	4352	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F64G-B-QFP32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F64G-B-QFN32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32
EFM8UB20F32G-B-QFP48	32	2304	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F32G-B-QFP32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F32G-B-QFN32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8UB2 Block Diagram

This section describes the EFM8UB2 family at a high level. For more information on each module including register definitions, see the EFM8UB2 Reference Manual.

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	_
Idle	Core halted All peripherals clocked and fully operational Code resumes execution on wake event	Set IDLE bit in PCON0	Any interrupt
Suspend	Core and peripheral clocks halted Code resumes execution on wake event	Switch SYSCLK to HFOSC0 Set SUSPEND bit in HFO0CN	USB0 Bus Activity
Stop	 All internal power nets shut down Pins retain state Exit on any reset source	Set STOP bit in PCON0	Any reset source
Shutdown	 All internal power nets shut down 5V regulator remains active (if enabled) Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG01CN 2. Set STOP bit in PCON0	RSTb pin reset Power-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P3.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P4.0-P4.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 on some packages.

- Up to 40 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1) available on P0 pins.

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 48 MHz oscillator divided by 4, then divided by 8 (1.5 MHz).

- Provides clock to core and peripherals.
- 48 MHz internal oscillator (HFOSC0), accurate to ±1.5% over supply and temperature corners: accurate to +/- 0.25% when using USB clock recovery.
- 80 kHz low-frequency oscillator (LFOSC0).
- · External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK) for QFP48 packages.
- · External CMOS clock option (EXTCLK) for QFP32 and QFN32 packages.
- Internal oscillator has clock divider with eight settings for flexible clock scaling: 1, 2, 4, or 8.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	_					

Note:

- 1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 2. Includes supply current from regulators, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from regulators, supply monitor, and Low Frequency Oscillator.

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V_{VDDM}		2.60	2.65	2.70	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.7 V	_	_	1	ms
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	trst	Time between release of reset source and code execution	_	_	250	μs
RST Low Time to Generate Reset	t _{RSTL}		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	80	580	800	μs
VDD Supply Monitor Turn-On Time	t _{MON}		_	_	100	μs

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time ¹	t _{WRITE}	One Byte	10	15	20	μs
Erase Time ¹	t _{ERASE}	One Page	10	15	22.5	ms
V _{DD} Voltage During Programming ²	V _{PROG}		2.7	_	3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		10k	100k	_	Cycles
CRC Calculation Time	t _{CRC}	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 48 MHz				

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).
- 3. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP} -	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		_	7.5	_	pF
Common-Mode Rejection Ratio	CMRR _{CP}		_	60	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	60	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV

4.1.13 Port I/O

Table 4.13. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage	V _{OH}	I _{OH} = -3 mA	V _{DD} - 0.7	_	_	V
		I _{OH} = -10 μA	V _{DD} - 0.1	_	_	V
Output Low Voltage	V _{OL}	I _{OL} = 8.5 mA	_	_	0.6	V
		I _{OL} = 10 μA	_	_	0.1	V
Input High Voltage	V _{IH}		2.0	_	_	V
Input Low Voltage	V _{IL}		_	_	0.8	V
Pin Capacitance	C _{IO}		_	7	_	pF
Weak Pull-Up Current	I _{PU}	V _{DD} = 3.6	-50	-15	_	μΑ
(V _{IN} = 0 V)						
Input Leakage (Pullups off or Analog)	I _{LK}	GND < V _{IN} < V _{DD}	-1	_	1	μА
Input Leakage Current with V _{IN} above V _{DD}	I _{LK}	V _{DD} < V _{IN} < V _{DD} +2.0 V	0	5	150	μΑ

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.18 Absolute Maximum Ratings on page 23 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.18. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		GND-0.3	4.2	V
Voltage on VREGIN	V _{REGIN}		GND-0.3	5.8	V
Voltage on I/O, RSTb, or VBUS pins	V _{IN}	V _{DD} > 2.2 V	GND-0.3	5.8	V
		V _{DD} < 2.2 V	GND-0.3	V _{DD} +3.6	V
Total Current Sunk into Supply Pin	I _{VDD}		_	500	mA
Total Current Sourced out of Ground Pin	I _{GND}		500	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I _{IO}		-100	100	mA

Note:

4.4 Typical Performance Curves




Figure 4.2. Typical Operating Supply Current using HFOSC0

^{1.} Exposure to maximum rating conditions for extended periods may affect device reliability.

6. Pin Definitions

6.1 EFM8UB2x-QFP48 Pin Definitions




Figure 6.1. EFM8UB2x-QFP48 Pinout

ADCON.5 CMPON.1 33 P2.5 Multifunction I/O Yes EMIF_A13 ADCOP.4 ADCON.4 CMPOP.1 34 P2.4 Multifunction I/O Yes EMIF_A12 ADCOP.25 ADCON.25 35 P2.3 Multifunction I/O Yes EMIF_A11 ADCOP.3 ADCON.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPOP.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRB ADCOP.0 ADCON.0 CMPOP.0 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNYSTR 42 P1.4 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.24 ADCON.22 45 P1.1 Multifunction I/O Yes EMIF_ALEM ADCOP.20 ADCON.22 ADCOP.20 ADCOP.20 ADCOP.20 ADCOP.19 ADCOP.19 ADCOP.19 ADCON.19 CMP1P.4	Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
CMPON.1 CMPON.1 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.4 ADCOP.5 ADCO	32	P2.6	Multifunction I/O	Yes	EMIF_A14	ADC0P.5
P2.5 Multifunction I/O Yes EMIF_A13 ADCOP.4						ADC0N.5
ADCON.4 CMPOP.1						CMP0N.1
CMPOP.1 ADCOP.25 ADCOP.2 AD	33	P2.5	Multifunction I/O	Yes	EMIF_A13	ADC0P.4
P2.4 Multifunction I/O Yes EMIF_A12 ADC0P.25 ADC0N.25 35 P2.3 Multifunction I/O Yes EMIF_A11 ADC0P.3 ADC0N.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADC0P.2 ADC0N.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADC0P.1 ADC0P.1 ADC0P.1 ADC0N.0 CMP0P.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADC0P.0 ADC0N.0 CMP0P.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADC0P.24 ADC0N.24 ADC0N.24 ADC0N.24 ADC0N.24 ADC0N.23 ADC0N.23 ADC0N.23 ADC0P.24 ADC0P.25 ADC0P.26 ADC0P.26 ADC0P.26 ADC0P.26 ADC0P.27 ADC0P.27 ADC0P.28 ADC0P.28 ADC0P.28 ADC0P.28 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.29 ADC0P.20 A						ADC0N.4
ADCON.25 ADCON.25 ADCON.25 ADCON.25 ADCON.26 ADCON.27 ADCON.27 ADCON.27 ADCON.28 ADCON.28 ADCON.28 ADCON.28 ADCON.29 ADCON.29 ADCON.20 ADCON.20						CMP0P.1
P2.3 Multifunction I/O Yes EMIF_A11 ADCOP.3 ADCON.3 CMP1N.0	34	P2.4	Multifunction I/O	Yes	EMIF_A12	ADC0P.25
ADCON.3 CMP1N.0 36 P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPON.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes EMIF_ALEM ADCOP.20 ADCON.22 44 P1.2 Multifunction I/O Yes EMIF_ALEM ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						ADC0N.25
CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 CMP1N.0 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.2 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.1 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.0 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.24 ADCOP.23 ADCOP.24 ADCOP.25 ADC	35	P2.3	Multifunction I/O	Yes	EMIF_A11	ADC0P.3
P2.2 Multifunction I/O Yes EMIF_A10 ADCOP.2 ADCON.2 CMP1P.0						ADC0N.3
ADCON.2 CMP1P.0 37 P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMP0N.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMP0P.0 39 P1.7 Multifunction I/O Yes EMIF_WRB ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDB ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP1N.0
CMP1P.0 CMP1P.0 STATE CMP1P.0 STATE CMP1P.0 STATE CMP0N.0 STATE CMP0P.0 STATE CMP0P.2 STATE	36	P2.2	Multifunction I/O	Yes	EMIF_A10	ADC0P.2
P2.1 Multifunction I/O Yes EMIF_A9 ADCOP.1 ADCON.1 CMPON.0						ADC0N.2
ADCON.1 CMPON.0 38 P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.22 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP1P.0
CMPON.0 CMPON.0 CMPON.0 Sea EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0 ADCON.0 CMPOP.0 ADCON.24 ADCON.24 ADCON.24 ADCON.24 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.24 ADCON.25 ADCON.25 ADCON.26 ADCON.27 ADCON.28 ADCON.29 ADCON.29 ADCON.29 ADCON.20 A	37	P2.1	Multifunction I/O	Yes	EMIF_A9	ADC0P.1
P2.0 Multifunction I/O Yes EMIF_A8 ADCOP.0 ADCON.0 CMPOP.0						ADC0N.1
ADCON.0 CMPOP.0 39 P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP0N.0
CMP0P.0 CMP0P.0 Seminary CMP0P.0 Seminary S	38	P2.0	Multifunction I/O	Yes	EMIF_A8	ADC0P.0
P1.7 Multifunction I/O Yes EMIF_WRb ADCOP.24 ADCON.24						ADC0N.0
ADCON.24 40 P1.6 Multifunction I/O Yes EMIF_RDb ADCOP.23 ADCON.23 41 P1.5 Multifunction I/O Yes CNVSTR 42 P1.4 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADCOP.22 ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21						CMP0P.0
ADCOP.23	39	P1.7	Multifunction I/O	Yes	EMIF_WRb	ADC0P.24
ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.23 ADCON.22 ADCON.22 ADCON.22 ADCON.22 ADCON.20 ADCON.20						ADC0N.24
41 P1.5 Multifunction I/O Yes VREF 42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEM ADC0P.22 ADC0N.22 44 P1.2 Multifunction I/O Yes ADC0P.20 ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21	40	P1.6	Multifunction I/O	Yes	EMIF_RDb	ADC0P.23
42 P1.4 Multifunction I/O Yes CNVSTR 43 P1.3 Multifunction I/O Yes EMIF_ALEm ADC0P.22 ADC0N.22 44 P1.2 Multifunction I/O Yes ADC0P.20 ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.23
P1.3 Multifunction I/O Yes EMIF_ALEM ADCOP.22 ADCON.22	41	P1.5	Multifunction I/O	Yes		VREF
ADCON.22 44 P1.2 Multifunction I/O Yes ADCOP.20 ADCON.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADCOP.19 ADCON.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADCOP.21	42	P1.4	Multifunction I/O	Yes	CNVSTR	
44 P1.2 Multifunction I/O Yes ADC0P.20	43	P1.3	Multifunction I/O	Yes	EMIF_ALEm	ADC0P.22
ADC0N.20 CMP1N.4 45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.22
CMP1N.4 ADC0P.19 ADC0N.19 CMP1P.4 ADC0P.21	44	P1.2	Multifunction I/O	Yes		ADC0P.20
45 P1.1 Multifunction I/O Yes ADC0P.19 ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.20
ADC0N.19 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21						CMP1N.4
CMP1P.4 CMP1P.4 46 P1.0 Multifunction I/O Yes ADC0P.21	45	P1.1	Multifunction I/O	Yes		ADC0P.19
46 P1.0 Multifunction I/O Yes ADC0P.21						ADC0N.19
						CMP1P.4
ADC0N.21	46	P1.0	Multifunction I/O	Yes		ADC0P.21
						ADC0N.21

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
5	D-	USB Data Negative			
6	VDD	Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	VBUS	USB VBUS Sense Input		VBUS	
9	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /	Yes		ADC0P.16
	C2D	C2 Debug Data			ADC0N.16
11	P2.7	Multifunction I/O	Yes		ADC0P.15
					ADC0N.15
12	P2.6	Multifunction I/O	Yes		ADC0P.14
					ADC0N.14
13	P2.5	Multifunction I/O	Yes		ADC0P.13
					ADC0N.13
					CMP0N.3
14	P2.4	Multifunction I/O	Yes		ADC0P.12
					ADC0N.12
					CMP0P.3
15	P2.3	Multifunction I/O	Yes		ADC0P.11
					ADC0N.11
					CMP1N.2
16	P2.2	Multifunction I/O	Yes		ADC0P.10
					ADC0N.10
					CMP1P.2
17	P2.1	Multifunction I/O	Yes		ADC0P.9
					ADC0N.9
					CMP0N.2
18	P2.0	Multifunction I/O	Yes		ADC0P.8
					ADC0N.8
					CMP0P.2
19	P1.7	Multifunction I/O	Yes		ADC0P.7
					ADC0N.7
					CMP1N.1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
32	P0.2	Multifunction I/O	Yes	INT0.2 INT1.2	

Note: XTAL1 and XTAL2 are not available on this package. EXTCLK is still available on P0.3.

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P2.0	Multifunction I/O	Yes		ADC0P.8
					ADC0N.8
					CMP0P.2
19	P1.7	Multifunction I/O	Yes		ADC0P.7
					ADC0N.7
					CMP1N.1
20	P1.6	Multifunction I/O	Yes		ADC0P.6
					ADC0N.6
					CMP1P.1
21	P1.5	Multifunction I/O	Yes		ADC0P.5
					ADC0N.5
					CMP0N.1
22	P1.4	Multifunction I/O	Yes		ADC0P.4
					ADC0N.4
					CMP0P.1
23	P1.3	Multifunction I/O	Yes		ADC0P.3
					ADC0N.3
					CMP1N.0
24	P1.2	Multifunction I/O	Yes		ADC0P.2
					ADC0N.2
					CMP1P.0
25	P1.1	Multifunction I/O	Yes		ADC0P.1
					ADC0N.1
					CMP0N.0
26	P1.0	Multifunction I/O	Yes		ADC0P.0
					ADC0N.0
					CMP0P.0
27	P0.7	Multifunction I/O	Yes	INT0.7	VREF
				INT1.7	
28	P0.6	Multifunction I/O	Yes	CNVSTR	
				INT0.6	
				INT1.6	
29	P0.5	Multifunction I/O	Yes	INT0.5	ADC0P.20
				INT1.5	ADC0N.20
				UART0_RX	CMP1N.4

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.4	Multifunction I/O	Yes	INT0.4	ADC0P.19
				INT1.4	ADC0N.19
				UART0_TX	CMP1P.4
31	P0.3	Multifunction I/O	Yes	EXTCLK	
				INT0.3	
				INT1.3	
32	P0.2	Multifunction I/O	Yes	INT0.2	
				INT1.2	
Center	GND	Ground			

Note: XTAL1 and XTAL2 are not available on this package. EXTCLK is still available on P0.3.

Dimension	Min	Тур	Max					
ccc		0.08						
ddd		0.08						
theta	0°	3.5°	7°					

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026, variation ABC.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2. QFP32 PCB Land Pattern Dimensions

Dimension	Min	Мах						
C1	8.40	8.50						
C2	8.40	8.50						
Е	0.80 BSC							
X1	0.40	0.50						
Y1	1.25	1.35						

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.2 QFN32 PCB Land Pattern




Figure 9.2. QFN32 PCB Land Pattern Drawing

Table 9.2. QFN32 PCB Land Pattern Dimensions

Dimension	Min	Max						
C1	4.80	4.90						
C2	4.80	4.90						
E	0.50 BSC							
X1	0.20	0.30						
X2	3.20	3.40						
Y1	0.75	0.85						
Y2	3.20	3.40						

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

9.3 QFN32 Package Marking



Figure 9.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10. Revision History

10.1 Revision 1.3

Updated ordering part numbers to revision B.

Added Power-On Reset Threshold and Reset Delay from POR specifications to 4.1.3 Reset and Supply Monitor.

Added CRC Calculation Time specification to 4.1.4 Flash Memory.

Added VBUS Detection Input High Voltage and VBUS Detection Input Low Voltage specifications to Table 4.14 USB Transceiver on page 20.

Added specifications for 4.1.15 SMBus.

Added 5.4 Debug.

Added information about bootloader implementation and bootloader pinout to 3.10 Bootloader.

Added notes to Table 6.3 Pin Definitions for EFM8UB2x-QFN32 on page 37 and Table 6.2 Pin Definitions for EFM8UB2x-QFP32 on page 33 to clarify that XTAL1 and XTAL2 are not available on the 32-pin packages.

Updated Figure 5.1 Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered) on page 24 and Figure 5.2 Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered) on page 25 to recommend 4.7 μ F capacitors instead of 1.0 μ F capacitors.

Added text and Figure 5.3 Connection Diagram with Voltage Regulator Not Used on page 25 to demonstrate the proper connections when the regulator is not used.

Added reference to the Reference Manual in 3.1 Introduction.

10.2 Revision 1.2

Updated the VDD Ramp Time specification in Table 4.3 Reset and Supply Monitor on page 13 to a maximum of 1 ms.

10.3 Revision 1.1

Initial release.

Table of Contents

1.	Feature List	1																							. 1
2.	Ordering Information																								. 2
3.	System Overview	1																							. 3
	3.1 Introduction																								. 3
	3.2 Power																								. 4
	3.3 I/O																								. 4
	3.4 Clocking																								. 4
	3.5 Counters/Timers and PWM																								
	3.6 Communications and Other D	igi	tal	Pe	rip	he	rals	S .																	. 6
	3.7 Analog																								
	3.8 Reset Sources																								
	3.9 Debugging																								
	3.10 Bootloader																								
4.	Electrical Specifications																								
	4.1 Electrical Characteristics																								
	4.1.1 Recommended Operating C4.1.2 Power Consumption																								
	4.1.3 Reset and Supply Monitor .																								
	4.1.4 Flash Memory																								
	4.1.5 Internal Oscillators																								
	4.1.6 Crystal Oscillator																								.14
	4.1.7 External Clock Input																								
	4.1.8 ADC																								
	4.1.9 Voltage Reference																								
	4.1.10 Temperature Sensor																								
	4.1.11 5 V Voltage Regulator																								
	4.1.13 Port I/O																								
	4.1.14 USB Transceiver																								
	4.1.15 SMBus																								
	4.2 Thermal Conditions																								
	4.3 Absolute Maximum Ratings																								
	4.4 Typical Performance Curves .																								
5.	Typical Connection Diagrams																								
	5.1 Power																								
	5.2 USB																								
	5.3 Voltage Reference (VREF)																								
	5.4 Debug																								
	5.5 Other Connections																								
			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	، ح

6.	S. Pin Definitions										28
	6.1 EFM8UB2x-QFP48 Pin Definitions										.28
	6.2 EFM8UB2x-QFP32 Pin Definitions										.33
	6.3 EFM8UB2x-QFN32 Pin Definitions										.37
7.	. QFP48 Package Specifications										41
	7.1 QFP48 Package Dimensions										.41
	7.2 QFP48 PCB Land Pattern										.43
	7.3 QFP48 Package Marking										.44
8.	3. QFP32 Package Specifications										45
	8.1 QFP32 Package Dimensions										.45
	8.2 QFP32 PCB Land Pattern					-					.47
	8.3 QFP32 Package Marking										.48
9.	. QFN32 Package Specifications										49
	9.1 QFN32 Package Dimensions										.49
	9.2 QFN32 PCB Land Pattern										.51
	9.3 QFN32 Package Marking					-					.52
10	0. Revision History										53
	10.1 Revision 1.3										.53
	10.2 Revision 1.2										.53
	10.3 Revision 1.1					-					.53

Table of Contents

. 54