



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	48MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SMBus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	40
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.65V ~ 3.6V
Data Converters	A/D 32x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8ub20f64g-a-qfp48

### 1. Feature List

The EFM8UB2 highlighted features are listed below.

- · Core:
  - · Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - · 48 MHz maximum operating frequency
- · Memory:
  - Up to 64 KB flash memory, in-system re-programmable from firmware.
  - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- Power
  - · Internal LDO regulator for CPU core voltage
  - Internal 5-to-3.3 V LDO allows direct connection to USB supply net
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 40 total multifunction I/O pins:
  - · Flexible peripheral crossbar for peripheral routing
  - 10 mA source, 25 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 48 MHz precision oscillator (±1.5% accuracy without USB clock recovery, ±0.25% accuracy with USB clock recovery)
  - · Internal 80 kHz low-frequency oscillator
  - · External crystal, RC, C, and CMOS clock options

- · Timers/Counters and PWM:
  - 5-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes with watchdog timer function
  - 6 x 16-bit general-purpose timers
- · Communications and Digital Peripherals:
  - Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1 KB FIFO RAM
  - 2 x UART
  - SPI™ Master / Slave
  - 2 x SMBus™/I2C™ Master / Slave
  - External Memory Interface (EMIF)
- · Analog:
  - 10-Bit Analog-to-Digital Converter (ADC0)
  - 2 x Low-current analog comparators
- · On-Chip, Non-Intrusive Debugging
  - · Full memory and register inspection
  - Four hardware breakpoints, single-stepping
- · Pre-loaded USB bootloader
- Temperature range -40 to 85 °C
- Single power supply 2.65 to 3.6 V
- · QFP48, QFP32, and QFN32 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8UB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.65 to 3.6 V operation and is available in 32-pin QFN, 32-pin QFP, or 48-pin QFP packages. All package options are lead-free and RoHS compliant.

## 2. Ordering Information




Figure 2.1. EFM8UB2 Part Numbering

All EFM8UB2 family members have the following features:

- · CIP-51 Core running up to 48 MHz
- Two Internal Oscillators (48 MHz and 80 kHz)
- · USB Full/Low speed Function Controller
- · 5 V-In, 3.3 V-Out Regulator
- · 2 SMBus/I2C Interfaces
- SPI
- · 2 UARTs
- 5-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · 6 16-bit Timers
- · 2 Analog Comparators
- 10-bit Differential Analog-to-Digital Converter with integrated multiplexer and temperature sensor
- Pre-loaded USB bootloader

In addition to these features, each part number in the EFM8UB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

**Table 2.1. Product Selection Guide** 

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Crystal Oscillator	External Memory Inferface	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8UB20F64G-B-QFP48	64	4352	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F64G-B-QFP32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F64G-B-QFN32	64	4352	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32
EFM8UB20F32G-B-QFP48	32	2304	40	32	5	5	Yes	Yes	Yes	-40 to +85 °C	QFP48
EFM8UB20F32G-B-QFP32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFP32
EFM8UB20F32G-B-QFN32	32	2304	25	20	5	4	_	_	Yes	-40 to +85 °C	QFN32

### 3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	_	_
Idle	Core halted     All peripherals clocked and fully operational     Code resumes execution on wake event	Set IDLE bit in PCON0	Any interrupt
Suspend	Core and peripheral clocks halted     Code resumes execution on wake event	Switch SYSCLK to     HFOSC0     Set SUSPEND bit in     HFO0CN	USB0 Bus Activity
Stop	<ul><li> All internal power nets shut down</li><li> Pins retain state</li><li> Exit on any reset source</li></ul>	Set STOP bit in PCON0	Any reset source
Shutdown	<ul> <li>All internal power nets shut down</li> <li>5V regulator remains active (if enabled)</li> <li>Pins retain state</li> <li>Exit on pin or power-on reset</li> </ul>	1. Set STOPCF bit in REG01CN 2. Set STOP bit in PCON0	RSTb pin reset     Power-on reset

### 3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P3.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P4.0-P4.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 on some packages.

- Up to 40 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1) available on P0 pins.

### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 48 MHz oscillator divided by 4, then divided by 8 (1.5 MHz).

- Provides clock to core and peripherals.
- 48 MHz internal oscillator (HFOSC0), accurate to ±1.5% over supply and temperature corners: accurate to +/- 0.25% when using USB clock recovery.
- 80 kHz low-frequency oscillator (LFOSC0).
- · External RC, C, CMOS, and high-frequency crystal clock options (EXTCLK) for QFP48 packages.
- · External CMOS clock option (EXTCLK) for QFP32 and QFN32 packages.
- Internal oscillator has clock divider with eight settings for flexible clock scaling: 1, 2, 4, or 8.

#### 3.5 Counters/Timers and PWM

### **Programmable Counter Array (PCA0)**

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base.
- · Programmable clock divisor and clock source selection.
- · Up to five independently-configurable channels
- 8- or 16-bit PWM modes (edge-aligned operation).
- · Frequency output mode.
- · Capture on rising, falling or any edge.
- · Compare function for arbitrary waveform generation.
- · Software timer (internal compare) mode.
- · Integrated watchdog timer.

### Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- · Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- · Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- · 16-bit auto-reload timer mode
- · Dual 8-bit auto-reload timer mode
- USB start-of-frame or falling edge of LFOSC0 capture (Timer 2 and Timer 3)

## Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) integrated within the PCA0 peripheral. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software. The state of the RSTb pin is unaffected by this reset.

The Watchdog Timer integrated in the PCA0 peripheral has the following features:

- · Programmable timeout interval
- · Runs from the selected PCA clock source
- · Automatically enabled after any system reset

## System Management Bus / I2C (SMB0 and SMB1)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus.

The SMBus modules include the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- · Support for master, slave, and multi-master modes.
- · Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- · Ability to inhibit all slave states.
- · Programmable data setup/hold times.

### **External Memory Interface (EMIF0)**

The External Memory Interface (EMIF) enables access of off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) with the target address specified in either 8-bit or 16-bit formats.

- · Supports multiplexed and non-multiplexed memory access.
- · Four external memory modes:
  - · Internal only.
  - · Split mode without bank select.
  - · Split mode with bank select.
  - · External only
- · Configurable ALE (address latch enable) timing.
- · Configurable address setup and hold times.
- · Configurable write and read pulse widths.

### 3.7 Analog

### 10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 10-bit mode, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

The ADC module is a Successive Approximation Register (SAR) Analog to Digital Converter (ADC). The key features of this ADC module are:

- · Up to 32 external inputs.
- · Differential or Single-ended 10-bit operation.
- Supports an output update rate of 500 ksps samples per second.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- · Two tracking mode options with programmable tracking time.
- Conversion complete and window compare interrupts supported.
- · Flexible output data formatting.
- Voltage reference selectable from external reference pin, on-chip precision reference (driven externally on reference pin), or VDD supply.
- · Integrated temperature sensor.

# 4.1.2 Power Consumption

Table 4.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current						
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 48 MHz <sup>2</sup>	_	12	14	mA
executing from flash		F <sub>SYSCLK</sub> = 24 MHz <sup>2</sup>	_	7	8	mA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	280	_	μA
Idle Mode—Core halted with pe-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 48 MHz <sup>2</sup>	_	6.5	8	mA
ripherals running		F <sub>SYSCLK</sub> = 24 MHz <sup>2</sup>	_	3.5	5	mA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	220	_	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	105	_	μA
high frequency clocks stopped, Supply monitor off. Regulators in low-power mode.		LFO Stopped	_	100	_	μA
Stop Mode—Core halted and all clocks stopped, Regulators in low-power mode, Supply monitor off.	I <sub>DD</sub>		_	100	_	μА
Shutdown Mode—Core halted and all clocks stopped,Regulators Off, Supply monitor off.	I <sub>DD</sub>		_	0.25	_	μА
Analog Peripheral Supply Curren	ts					
High-Frequency Oscillator 0	I <sub>HFOSC0</sub>	Operating at 48 MHz,	_	900	_	μA
		T <sub>A</sub> = 25 °C				
Low-Frequency Oscillator	I <sub>LFOSC</sub>	Operating at 80 kHz,	_	5	_	μA
		T <sub>A</sub> = 25 °C				
ADC0 Supply Current	I <sub>ADC</sub>	Operating at 500 ksps	_	750	1000	μA
		V <sub>DD</sub> = 3.0 V				
On-chip Precision Reference	I <sub>VREFP</sub>		_	75	_	μA
Temperature Sensor	I <sub>TSENSE</sub>		_	35	_	μA
Comparator 0 (CMP0, CMP1)	I <sub>CMP</sub>	CPMD = 11	_	1	_	μA
		CPMD = 10	_	4	_	μA
		CPMD = 01	_	10	_	μA
		CPMD = 00	_	20	_	μA
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		_	15	50	μA
Regulator Bias Currents	I <sub>VREG</sub>	Both Regulators in Normal Mode	_	200	_	μA
		Both Regulators in Low Power Mode	_	100	_	μA
		5 V Regulator Off, Internal LDO in Low Power Mode	_	150	_	μA
USB (USB0) Full-Speed	I <sub>USB</sub>	Active	_	8	_	mA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	_					

- 1. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
- 2. Includes supply current from regulators, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from regulators, supply monitor, and Low Frequency Oscillator.

## 4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	$V_{VDDM}$		2.60	2.65	2.70	V
Power-On Reset (POR) Threshold	V <sub>POR</sub>	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t <sub>RMP</sub>	Time to V <sub>DD</sub> > 2.7 V	_	_	1	ms
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>DD</sub> > V <sub>POR</sub>	3	10	31	ms
Reset Delay from non-POR source	trst	Time between release of reset source and code execution	_	_	250	μs
RST Low Time to Generate Reset	t <sub>RSTL</sub>		15	_	_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>SYSCLK</sub> >1 MHz	80	580	800	μs
VDD Supply Monitor Turn-On Time	t <sub>MON</sub>		_	_	100	μs

# 4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time <sup>1</sup>	t <sub>WRITE</sub>	One Byte	10	15	20	μs
Erase Time <sup>1</sup>	t <sub>ERASE</sub>	One Page	10	15	22.5	ms
V <sub>DD</sub> Voltage During Programming <sup>2</sup>	V <sub>PROG</sub>		2.7	_	3.6	V
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		10k	100k	_	Cycles
CRC Calculation Time	t <sub>CRC</sub>	One 256-Byte Block	_	5.5	_	μs
		SYSCLK = 48 MHz				

- 1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
- 2. Flash can be safely programmed at any voltage above the supply monitor threshold (V<sub>VDDM</sub>).
- 3. Data Retention Information is published in the Quarterly Quality and Reliability Report.

# 4.1.5 Internal Oscillators

**Table 4.5. Internal Oscillators** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Frequency Oscillator 0	(48 MHz)					
Oscillator Frequency	f <sub>HFOSC0</sub>	Full Temperature and Supply Range	47.3	48	48.7	MHz
Power Supply Sensitivity	PSS <sub>HFOS</sub>	T <sub>A</sub> = 25 °C	_	110	_	ppm/V
Temperature Sensitivity	TS <sub>HFOSC0</sub>	V <sub>DD</sub> = 3.0 V	_	25	_	ppm/°C
Low Frequency Oscillator (80	kHz)			ı	1	
Oscillator Frequency	f <sub>LFOSC</sub>	Full Temperature and Supply Range	75	80	85	kHz
Power Supply Sensitivity	PSS <sub>LFOSC</sub>	T <sub>A</sub> = 25 °C	_	0.05	_	%/V
Temperature Sensitivity	TS <sub>LFOSC</sub>	V <sub>DD</sub> = 3.0 V	_	65	_	ppm/°C

# 4.1.6 Crystal Oscillator

Table 4.6. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f <sub>XTAL</sub>		0.02	_	30	MHz

# 4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External Input CMOS Clock	f <sub>CMOS</sub>		0	_	48	MHz
Frequency (at EXTCLK pin)						

# 4.1.9 Voltage Reference

Table 4.9. Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
On-chip Precision Reference	On-chip Precision Reference								
Output Voltage	V <sub>REFP</sub>	T = 25 °C	2.38	2.42	2.46	V			
Turn-on Time, settling to 0.5 LSB	t <sub>VREFP</sub>	4.7 μF tantalum + 0.1 μF ceramic bypass on VREF pin	_	3	_	ms			
		0.1 μF ceramic bypass on VREF pin	_	100	_	μs			
Load Regulation	LR <sub>VREFP</sub>	Load = 0 to 200 µA to GND	_	360	_	μV / μΑ			
Short-circuit current	ISC <sub>VREFP</sub>		_	_	8	mA			
Power Supply Rejection	PSRR <sub>VRE</sub>		_	140	_	ppm/V			
External Reference	•								
Input Current	I <sub>EXTREF</sub>	Sample Rate = 500 ksps; VREF = 3.0 V	_	9	_	μА			

# 4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	764	_	mV
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	15	_	mV
Slope	М		_	2.87	_	mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	120	_	μV/°C
Linearity			_	0.5	_	°C
Turn-on Time			_	1.8	_	μs

<sup>1.</sup> Represents one standard deviation from the mean.

# 4.1.11 5 V Voltage Regulator

Table 4.11. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range <sup>1</sup>	V <sub>REGIN</sub>		2.7	_	5.25	V
Output Voltage on VDD <sup>2</sup>	V <sub>REGOUT</sub>	Output Current = 1 to 100 mA	3.0	3.3	3.6	V
Output Current <sup>2</sup>	I <sub>REGOUT</sub>		_	_	100	mA

- 1. Input range specified for regulation. When an external regulator is used, VREGIN should be tied to VDD.
- 2. Output current is total regulator output, including any current required by the device.

## 4.1.15 SMBus

Table 4.15. SMBus Peripheral Timing Performance (Master Mode)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Mode (100 kHz Class)						
I2C Operating Frequency	f <sub>I2C</sub>		0	_	70 <sup>2</sup>	kHz
SMBus Operating Frequency	f <sub>SMB</sub>		40 <sup>1</sup>	_	70 <sup>2</sup>	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		9.4	_	_	μs
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>		4.7	_	_	μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>		9.4	_	_	μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		9.4	_	_	μs
Data Hold Time	t <sub>HD:DAT</sub>		0	_	_	μs
Data Setup Time	t <sub>SU:DAT</sub>		4.7	_	_	μs
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>		25	_	_	ms
Clock Low Period	t <sub>LOW</sub>		4.7	_	_	μs
Clock High Period	t <sub>HIGH</sub>		9.4	_	50 <sup>3</sup>	μs
Fast Mode (400 kHz Class)						
I2C Operating Frequency	f <sub>I2C</sub>		0	_	256 <sup>2</sup>	kHz
SMBus Operating Frequency	f <sub>SMB</sub>		40 <sup>1</sup>	_	256 <sup>2</sup>	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>		2.6	_	_	μs
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>		1.3	_	_	μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>		2.6	_	_	μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		2.6	_	_	μs
Data Hold Time	t <sub>HD:DAT</sub>		0	_	_	μs
Data Setup Time	t <sub>SU:DAT</sub>		1.3	_	_	μs
Detect Clock Low Timeout	t <sub>TIMEOUT</sub>		25	_	_	ms
Clock Low Period	t <sub>LOW</sub>		1.3	_	_	μs
Clock High Period	t <sub>HIGH</sub>		2.6	_	50 <sup>3</sup>	μs

### Note

- 1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
- 2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifications.
- 3. SMBus has a maximum requirement of 50  $\mu$ s for Clock High Period. Operating frequencies lower than 40 kHz will be longer than 50  $\mu$ s. I2C can support periods longer than 50  $\mu$ s.

Table 4.16. SMBus Peripheral Timing Formulas (Master Mode)

Parameter	Symbol	Clocks
SMBus Operating Frequency	f <sub>SMB</sub>	f <sub>CSO</sub> / 3
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>	2 / f <sub>CSO</sub>
Hold Time After (Repeated) START Condition	t <sub>HD:STA</sub>	1 / f <sub>CSO</sub>
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	2 / f <sub>CSO</sub>
STOP Condition Setup Time	t <sub>su:sто</sub>	2 / f <sub>CSO</sub>
Clock Low Period	t <sub>LOW</sub>	1 / f <sub>CSO</sub>
Clock High Period	t <sub>HIGH</sub>	2/f <sub>CSO</sub>

 $<sup>1.\,</sup>f_{\mbox{\footnotesize{CSO}}}$  is the SMBus peripheral clock source overflow frequency.




Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

## 4.2 Thermal Conditions

**Table 4.17. Thermal Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance	$\theta_{JA}$	QFP48 Packages	_	60	_	°C/W
		QFP32 Packages	_	80	_	°C/W
		QFN32 Packages	_	28	_	°C/W

## Note:

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

## 5. Typical Connection Diagrams

## 5.1 Power

Figure 5.1 Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered) on page 24 shows a typical connection diagram for the power pins of the EFM8UB2 devices when the internal regulator used and USB is connected (bus-powered). The VBUS signal is used to detect when USB is connected to a host device.




Figure 5.1. Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered)

Figure 5.2 Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered) on page 25 shows a typical connection diagram for the power pins of the EFM8UB2 devices when the internal regulator used and USB is connected (self-powered). The VBUS signal is used to detect when USB is connected to a host device and is shown with a resistor divider. This resistor divider (or functionally-equivalent circuit) on VBUS is required to meet the absolute maximum voltage on VBUS specification for self-powered systems where VDD and VIO may be unpowered when VBUS is connected to 5 V.




Figure 5.2. Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered)

The figure below shows a typical connection diagram for the power pins of the EFM8UB2 devices when the internal 5 V-to-3.3 V regulator is not used.




Figure 5.3. Connection Diagram with Voltage Regulator Not Used

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
47	P0.7	Multifunction I/O	Yes	XTAL2	
				EXTCLK	
				INT0.7	
				INT1.7	
48	P0.6	Multifunction I/O	Yes	XTAL1	
				INT0.6	
				INT1.6	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
20	P1.6	Multifunction I/O	Yes		ADC0P.6
					ADC0N.6
					CMP1P.1
21	P1.5	Multifunction I/O	Yes		ADC0P.5
					ADC0N.5
					CMP0N.1
22	P1.4	Multifunction I/O	Yes		ADC0P.4
					ADC0N.4
					CMP0P.1
23	P1.3	Multifunction I/O	Yes		ADC0P.3
					ADC0N.3
					CMP1N.0
24	P1.2	Multifunction I/O	Yes		ADC0P.2
					ADC0N.2
					CMP1P.0
25	P1.1	Multifunction I/O	Yes		ADC0P.1
					ADC0N.1
					CMP0N.0
26	P1.0	Multifunction I/O	Yes		ADC0P.0
					ADC0N.0
					CMP0P.0
27	P0.7	Multifunction I/O	Yes	INT0.7	VREF
				INT1.7	
28	P0.6	Multifunction I/O	Yes	CNVSTR	
				INT0.6	
				INT1.6	
29	P0.5	Multifunction I/O	Yes	INT0.5	ADC0P.20
				INT1.5	ADC0N.20
				UART0_RX	CMP1N.4
30	P0.4	Multifunction I/O	Yes	INT0.4	ADC0P.19
				INT1.4	ADC0N.19
				UART0_TX	CMP1P.4
31	P0.3	Multifunction I/O	Yes	EXTCLK	
				INT0.3	
				INT1.3	

Dimension	Min	Тур	Max	
ccc		0.08		
ddd	0.08			
theta	0°	3.5°	7°	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MS-026, variation ABC.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

Dimension	Min	Тур	Max
ddd	_	_	0.05
eee	_	_	0.08

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220, variation VHHD except for custom features D2, E2, and L which are toleranced per supplier designation.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

### 9.2 QFN32 PCB Land Pattern





Figure 9.2. QFN32 PCB Land Pattern Drawing

Table 9.2. QFN32 PCB Land Pattern Dimensions

Dimension	Min	Max		
C1	4.80	4.90		
C2	4.80	4.90		
E	0.50 BSC			
X1	0.20	0.30		
X2	3.20	3.40		
Y1	0.75	0.85		
Y2	3.20	3.40		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \mu m$  minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3 x 3 array of 1.0 mm x 1.0 mm openings on a 1.2 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.





loT Portfolio www.silabs.com/loT



**SW/HW**www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA