

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecg064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					Output	Compare	
OC1	PPS	PPS	PPS	PPS	0		Output Compare Outputs 1-9
OC2	PPS	PPS	PPS	PPS	0		1
OC3	PPS	PPS	PPS	PPS	0		1
OC4	PPS	PPS	PPS	PPS	0		
OC5	PPS	PPS	PPS	PPS	0		
OC6	PPS	PPS	PPS	PPS	0		1
OC7	PPS	PPS	PPS	PPS	0		1
OC8	PPS	PPS	PPS	PPS	0		1
OC9	PPS	PPS	PPS	PPS	0		
OCFA	PPS	PPS	PPS	PPS	I	ST	Output Compare Fault A Input
OCFB	30	44	B24	62	I	ST	Output Compare Fault B Input
Legend:	CMOS = CI	MOS-comp	atible input	or output	•	Analog =	Analog input P = Power
	ST = Schmi	itt Trigger in	put with C	MOS level	s	O = Output	ut I = Input

#### **TABLE 1-4: OC1 THROUGH OC9 PINOUT I/O DESCRIPTIONS**

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = OutputI = Input PPS = Peripheral Pin Select

#### **TABLE 1-5: EXTERNAL INTERRUPTS PINOUT I/O DESCRIPTIONS**

		Pin Nu	mber								
Pin Name	ime 64-pin QFN/ TQFP TO		124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description				
External Interrupts											
INT0	46	71	A48	104	I	ST	External Interrupt 0				
INT1	PPS	PPS	PPS	PPS	I	ST	External Interrupt 1				
INT2	PPS	PPS	PPS	PPS	I	ST	External Interrupt 2				
INT3	PPS	PPS	PPS	Ι	ST	External Interrupt 3					
INT4	PPS	PPS	PPS	PPS	Ι	ST	External Interrupt 4				
Legend (	CMOS = CI	MOS-comp	atible input	or output		Analog =	Analog input P = Power				

CMOS = CMOS-compatible input or output Legend: ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input P = PowerO = Output I = Input PPS = Peripheral Pin Select

TABLE 1-14: USB PINOUT I/O DESCRIPTIONS	<b>TABLE 1-14:</b>	<b>USB PINOUT I/O DESCRIPTIONS</b>
---	--------------------	------------------------------------

		Pin Nu	mber							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description			
VBUS	33	51	A35	73	I	Analog	USB bus power monitor			
VUSB3V3	34	52	A36	74	Ρ	—	USB internal transceiver supply. If the USB module is not used, this pin must be connected to Vss. When connected, the shared pin functions on USBID will no be available.			
D+	37	55	B30	77	I/O	Analog	USB D+			
D-	36	54	A37	76	I/O	Analog	USB D-			
USBID	38	56	A38	78	I	ST	USB OTG ID detect			
Legend:	CMOS = CI ST = Schmi	•	•	•	s	Analog = Ana	Analog input P = Power but I = Input			

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output

PPS = Peripheral Pin Select

#### **CAN1 AND CAN2 PINOUT I/O DESCRIPTIONS TABLE 1-15**:

		Pin Nu	mber							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description			
C1TX	PPS	PPS	PPS	PPS	0	—	CAN1 Bus Transmit Pin			
C1RX	PPS	PPS	PPS	PPS	I	ST	CAN1 Bus Receive Pin			
C2TX	PPS	PPS	PPS	PPS	0	_	CAN2 Bus Transmit Pin			
C2RX	PPS	PPS	PPS	PPS	I	ST	CAN2 Bus Receive Pin			
Legend:	CMOS = C ST = Schm					Analog = . O = Outpu	Analog input P = Power ut I = Input			

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>SSS</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>ts</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></tr<>	SSS										В	ts								
Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>Virtual Address (BFC6_#)</th><th>Register Name</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th></th></tr<>	Virtual Address (BFC6_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
Free AP20EVCPG 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCPD 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCVPD 31:0           Free AP20EVSIGND 31:0           Free B20EV	FF40	ABF2DEVCFG3	31:0		1	1			I				I						1	xx
FRG AP272EVCF60 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF9 310           FRG AP272EVCF9 310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           TREC AP272EVC78040           10         -         -           FRG AP272EVC78040         310           FRG AP272EVC80         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC760         310           FRG AP272EVC760         310           FRG AP272EVC760         310	FF44	ABF2DEVCFG2	31:0																	x
	FF48	ABF2DEVCFG1	31:0																	x
See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FFEG         APE7DEVCPE         310           FFEG         APE7DEVSIGN3         3116	FF4C	ABF2DEVCFG0	31:0																	x
Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FF66         ABF2DEVSIGN1         31:0           FF66         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           THEO         CSEQ         31:16         —         —         —           ABF2DEVSIGN4         31:0         —         CSEQ         SSEQ         31:0           FF76         ABF2DEVSIGN2         31:0           TSEQ         SSEQ         SSEQ         SSEQ	FF50	ABF2DEVCP3	31:0																	x
H188 Add/DEVCP1       310         FFEO       AB72DEVSIGN2       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       B72DEVCFG       310 <t< td=""><td>FF54</td><td>ABF2DEVCP2</td><td>31:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Notes Se</td><td>o Toblo 24</td><td>2 for the h</td><td>it doporinti</td><td></td><td></td><td></td><td></td><td></td><td></td><td>x</td></t<>	FF54	ABF2DEVCP2	31:0							Notes Se	o Toblo 24	2 for the h	it doporinti							x
FF60       AB72DEVSIGN3       31.0         FF64       AB72DEVSIGN4       31.0         FF64       AB72DEVSIGN5       31.0         FF76       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72EC       31.16       -	FF58	ABF2DEVCP1	31:0							Note. Se	e Table 34		it description	JII5.						x
FF64       AB720EVSIGN0       310         FF76       AB72SEQ3       31:6       -	FF5C	ABF2DEVCP0	31:0																	x
FF66         AB720E VSIGN1 31:0           FF76         AB720E VSIGN0 31:0           FF76         B720E VCF63 31:0           TECE B720E VCF63 31:0           FF76         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VS	FF60	ABF2DEVSIGN3	31:0																	x
FFEG       ABF2DEVSIGN0       31:0         FF70       ABF2DEQ3       31:16       -	FF64	ABF2DEVSIGN2	31:0																	х
ABF2SEQ3       31:16	FF68	ABF2DEVSIGN1	31:0																	х
PF/0       AB22EQ3       16.0       -       <	FF6C	ABF2DEVSIGN0	31:0																	х
Image: Second	EE70		31:16	—	-	_			_	_	-	-	_		-	-	-	-	-	х
FF74       ABF2SEQ2       15.0       -	FF70	ADF23EQ3	15:0	_	—	—			—	—	-	_	—	_			_	—	—	x
Image: state in the s			31:16	_	_	_			_			_						_	_	x
HF78       ABPSED1       150       - <t< td=""><td>FF74</td><td>ABF2SEQ2</td><td>15:0</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>x</td></t<>	FF74	ABF2SEQ2	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	x
HF78       ABPSED1       150       - <t< td=""><td></td><td></td><td>31:16</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td></td><td></td><td>_</td><td></td><td>_</td><td>_</td><td></td><td></td><td>_</td><td>_</td><td>_</td><td>x</td></t<>			31:16	_	_	_	_	_			_		_	_			_	_	_	x
Strice       31:16       CSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC8       BF2DEVCF3       31:0         FFD0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD0       BF2DEVCP4       31:0         FFD0       BF2DEVCP3       31:0         FFE0       BF2DEVCP4       31:0         FFE0       BF2DEVCP4       31:0         FFE4       BF2DEVCP4       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2SEQ2       31:16       - <t< td=""><td>FF78</td><td>ABF2SEQ1</td><td></td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>x</td></t<>	FF78	ABF2SEQ1		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	x
TFC0       RAP2SEQ0       TSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG0       31:0         FFC0       BF2DEVCF0       31:0         FFD4       BF2DEVCP1       31:0         FFD4       BF2DEVCP2       31:0         FFD4       BF2DEVCP2       31:0         FFD6       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN0       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF6       BF2SEQ2       31:16			31:16								CSEQ	<15:0>								x
FFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG2       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP3       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2SEQ3       11:16              FFF6       BF2SEQ2       11:16	FF7C	ABF2SEQ0									TSEQ	<15:0>								x
FFC4       BF2DEVCFG2       31:0         FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD4       BF2DEVCP1       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP1       31:0         FFD8       BF2DEVCP3       31:0         FFE0       BF2DEVCP3       31:0         FFE0       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFF6       BF2SEQ3       31:16       -	FFC0	BF2DEVCFG3	31:0																	x
FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD4       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP0       31:0         FFD7       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN4       31:0         FFF6       BF2DEVSIGN4       31:0         FFF7       BF2SEQ3       31:16																				x
FFCC BF2DEVCPG0 31:0         FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD5 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFD6 BF2DEVCP0 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF7 BF2DEVSIGN0 31:0         FFF8 BF2DEVSIGN0 31:0         FFF9 BF2SEQ2       31:16																				x
FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD6 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFE0 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN2 31:0         FFE6 BF2DEVSIGN3 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFF6 BF2DEQ2         31:16       - <td>FFCC</td> <td></td> <td>x</td>	FFCC																			x
FFD4       BF2DEVCP2       31:0         FFD8       BF2DEVCP1       31:0         FFD0       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN2       31:0         FFE4       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN2       31:0         FFF6       BF2DEVSIGN3       31:0         FFF7       BF2SEQ2       31:16       - <td></td> <td>x</td>																				x
Note: See Table 34-1 for the bit descriptions.           FFD8         BF2DEVCP0         31:0           FFC0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFF6         BF2SEQ3         31:16         -           15:0         -         -         -         -         -         -           FFF6         BF2SEQ2         31:16         -         -         -         -         -         -         -           FFF7         BF2SEQ2         31:16         -																				x
FFDC       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16  -	FFD8									Note: Se	e Table 34	-1 for the b	it description	ons.						x
FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16																				x
FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16   -			31:0																	x
FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3 <sup>31:16</sup> / <sub>15:0</sub>																				x
FFEC       BF2DEVSIGNO       31:0         FFFO       BF2SEQ3       31:16       -																				x
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																				x
FFF0       BF2SEQ3       15:0       -       <				_	_	_	—	—	—	_	_	_	_	_	_	_	_	_	_	x
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FFF0	BF2SEQ3						_				_		_		_	_		_	x
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u> </u>												x						
BF78     BF2SEQ1     31:16     -	FFF4	BF2SEQ2																		x
BF2SEQ1         15:0         -												_								-
FFFC BF2SEQ0 31:16 CSEQ<15:0>	FFF8	BF2SEQ1																		X
					_	_	_	_	_	_			_	_	_	_	_		_	x
		BF2SEQ0																		x

#### TABLE 1-3. BOOT ELASH 2 SEQUENCE AND CONEICUEATION WORDS SUMMARY

x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal. Legend:

PIC32MZ Embedded Connectivity (EC) Family

# PIC32MZ Embedded Connectivity (EC) Family

# REGISTER 11-7: USBIE0CSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3 (ENDPOINT 0)

		(==	/					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R-x	R-x	R-0	R-x	R-x	R-x	R-1	R-0
31:24	MPRXEN	MPTXEN	BIGEND	HBRXEN	HBTXEN	DYNFIFOS	SOFTCONE	UTMIDWID
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	_	_	-	_	—	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_		_	

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 MPRXEN: Automatic Amalgamation Option bit

- 1 = Automatic amalgamation of bulk packets is done
- 0 = No automatic amalgamation
- bit 30 **MPTXEN:** Automatic Splitting Option bit 1 = Automatic splitting of bulk packets is done
  - L = Automatic splitting of bulk packets
  - 0 = No automatic splitting
- bit 29 BIGEND: Byte Ordering Option bit
  - 1 = Big Endian ordering
  - 0 = Little Endian ordering
- bit 28 HBRXEN: High-bandwidth RX ISO Option bit
   1 = High-bandwidth RX ISO endpoint support is selected
   0 = No High-bandwidth RX ISO support
- bit 27 **HBTXEN:** High-bandwidth TX ISO Option bit 1 = High-bandwidth TX ISO endpoint support is selected 0 = No High-bandwidth TX ISO support
- bit 26 **DYNFIFOS:** Dynamic FIFO Sizing Option bit 1 = Dynamic FIFO sizing is supported 0 = No Dynamic FIFO sizing
- bit 25 SOFTCONE: Soft Connect/Disconnect Option bit 1 = Soft Connect/Disconnect is supported 0 = Soft Connect/Disconnect is not supported
- bit 24 UTMIDWID: UTMI+ Data Width Option bit Always '0', indicating 8-bit UTMI+ data width
- bit 23-0 Unimplemented: Read as '0'

#### REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 0 SESSION: Active Session Control/Status bit

'A' device:

- 1 = Start a session
- 0 = End a session

#### 'B' device:

- 1 = (Read) Session has started or is in progress, (Write) Initiate the Session Request Protocol
- 0 = When USB module is in Suspend mode, clearing this bit will cause a software disconnect

Clearing this bit when the USB module is not suspended will result in undefined behavior.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	—	TXHUBPRT<6:0>										
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10	MULTTRAN	TXHUBADD<6:0>										
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
10.0	—		_	—	_	_	—	_				
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	_			Т	XFADDR<6:0	>						

#### REGISTER 11-18: USBExTXA: USB ENDPOINT 'x' TRANSMIT ADDRESS REGISTER

## Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31 Unimplemented: Read as '0'

bit 30-24 **TXHUBPRT<6:0>:** TX Hub Port bits (*Host mode*)

When a low- or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, this field records the port number of that USB 2.0 hub.

# bit 23 **MULTTRAN:** TX Hub Multiple Translators bit (*Host mode*)

- 1 = The USB 2.0 hub has multiple transaction translators
- 0 = The USB 2.0 hub has a single transaction translator
- bit 22-16 **TXHUBADD<6:0>:** TX Hub Address bits (*Host mode*) When a Low-Speed or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, these bits record the address of the USB 2.0 hub.
- bit 15-7 Unimplemented: Read as '0'
- bit 6-0 TXFADDR<6:0>: TX Functional Address bits (Host mode)

Specifies the address for the target function that is be accessed through the associated endpoint. It needs to be defined for each TX endpoint that is used.

# REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL

	F	REGISTER 1						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	—	—	LPMERRIE	LPMRESIE	LPMACKIE	LPMNYIE	LPMSTIE	LPMTOIE
22:46	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC
23:16	—	—	—	LPMNAK	LPME	N<1:0>	LPMRES	LPMXMT
15:8	R-0	R-0	R-0	R-0	U-0	U-0	U-0	R-0
15.6		ENDPOI	NT<3:0>		—	—	—	RMTWAK
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0		HIRD	<3:0>			LNKSTA	TE<3:0>	

Legend:	HC = Hardware Clearable				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-30 Unimplemented: Read as '0'

511 51 50	
bit 29	LPMERRIE: LPM Error Interrupt Enable bit 1 = LPMERR interrupt is enabled 0 = LPMERR interrupt is disabled
bit 28	LPMRESIE: LPM Resume Interrupt Enable bit 1 = LPMRES interrupt is enabled 0 = LPMRES interrupt is disabled
bit 27	LPMACKIE: LPM Acknowledge Interrupt Enable bit 1 = Enable the LPMACK Interrupt 0 = Disable the LPMACK Interrupt
bit 26	LPMNYIE: LPM NYET Interrupt Enable bit 1 = Enable the LPMNYET Interrupt 0 = Disable the LPMNYET Interrupt
bit 25	LPMSTIE: LPM STALL Interrupt Enable bit 1 = Enable the LPMST Interrupt 0 = Disable the LPMST Interrupt
bit 24	LPMTOIE: LPM Time-out Interrupt Enable bit 1 = Enable the LPMTO Interrupt 0 = Disable the LPMTO Interrupt
bit 23-21	Unimplemented: Read as '0'
bit 20	LPMNAK: LPM-only Transaction Setting bit 1 = All endpoints will respond to all transactions other than a LPM transaction with a NAK 0 = Normal transaction operation Setting this bit to '1' will only take effect after the USB module as been LPM suspended.
bit 19-18	LPMEN<1:0>: LPM Enable bits ( <i>Device mode</i> ) 11 = LPM and Extended transactions are supported 10 = LPM is supported and Extended transactions are not supported 01 = LPM is not supported but Extended transactions are supported 00 = LPM and Extended transactions are not supported
bit 17	LPMRES: LPM Resume bit 1 = Initiate resume (remote wake-up). Resume signaling is asserted for 50 µs. 0 = No resume operation This bit is self-clearing.

#### REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL REGISTER 1 (CONTINUED)

## bit 16 LPMXMT: LPM Transition to the L1 State bit

#### When in Device mode:

- 1 = USB module will transition to the L1 state upon the receipt of the next LPM transaction. LPMEN must be set to `0b11. Both LPMXMT and LPMEN must be set in the same cycle.
- 0 = Maintain current state

When LPMXMT and LPMEN are set, the USB module can respond in the following ways:

- If no data is pending (all TX FIFOs are empty), the USB module will respond with an ACK. The bit will self clear and a software interrupt will be generated.
- If data is pending (data resides in at least one TX FIFO), the USB module will respond with a NYET. In this case, the bit will not self clear however a software interrupt will be generated.

#### When in Host mode:

- 1 = USB module will transmit an LPM transaction. This bit is self clearing, and will be immediately cleared upon receipt of any Token or three time-outs have occurred.
- 0 = Maintain current state

#### bit 15-12 ENDPOINT<3:0>: LPM Token Packet Endpoint bits

This is the endpoint in the token packet of the LPM transaction.

#### bit 11-9 Unimplemented: Read as '0'

bit 8 **RMTWAK:** Remote Wake-up Enable bit

This bit is applied on a temporary basis only and is only applied to the current suspend state.

- 1 = Remote wake-up is enabled
- 0 = Remote wake-up is disabled

#### bit 7-4 HIRD<3:0>: Host Initiated Resume Duration bits

The minimum time the host will drive resume on the bus. The value in this register corresponds to an actual resume time of:

Resume Time = 50  $\mu$ s + HIRD \* 75  $\mu$ s. The resulting range is 50  $\mu$ s to 1200  $\mu$ s.

#### bit 3-0 LNKSTATE<3:0>: Link State bits

This value is provided by the host to the peripheral to indicate what state the peripheral must transition to after the receipt and acceptance of a LPM transaction. The only valid value for this register is '1' for Sleep State (L1). All other values are reserved.

## 13.2 Timer1 Control Register

## TABLE 13-1: TIMER1 REGISTER MAP

ess		6		Bits g								ú							
Virtual Addre (BF84_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	T1CON	31:16	_	_	—	—	—	_	_	_	_	—	—	—	—	—	_	_	0000
0000	TICON	15:0	ON		SIDL	TWDIS	TWIP	_	_	—	TGATE	—	TCKPS	S<1:0>	_	TSYNC	TCS	—	0000
0010	TMR1	31:16	—	_	-	_	-	-	_	-	_	_		_		—	—	_	0000
0010		15:0	TMR1<15:0> 0000								0000								
0020	PR1	31:16	—	_		—	_	_	_	-	_	_		_		_	_	-	0000
0020	FNI	15:0								PR1<	15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

## 14.0 TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9

Note: This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of devices features eight synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events.

The following modes are supported:

- Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- Synchronous external 16-bit timer

Four 32-bit synchronous timers are available by combining Timer2 with Timer3, Timer4 with Timer5, Timer6 with Timer7, and Timer8 with Timer9.


The 32-bit timers can operate in one of three modes:

- Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer

#### 14.1 Additional Features

- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 through Timer7 only)
- ADC event trigger (Timer3 and Timer5 only)
- Fast bit manipulation using CLR, SET, and INV registers

## FIGURE 14-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16-BIT)



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	—	—	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	_	—	_	—	—	—	—			
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC	AMASK<3:0> <sup>(2)</sup>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		ARPT<7:0> <sup>(2)</sup>									

#### REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

#### Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit<sup>(1,2)</sup>
  - 1 = Alarm is enabled
  - 0 = Alarm is disabled
- bit 14 CHIME: Chime Enable bit<sup>(2)</sup>
  - 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
  - 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

#### bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

#### bit 12 ALRMSYNC: Alarm Sync bit

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover

#### bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits<sup>(2)</sup>

- 0000 = Every half-second
- 0001 = Every second
- 0010 = Every 10 seconds
- 0011 = Every minute
- 0100 = Every 10 minutes
- 0101 = Every hour
- 0110 = Once a day
- 0111 = Once a week
- 1000 = Once a month
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1010 = Reserved
- 1011 = Reserved
- 11xx = Reserved
- **Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
  - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

**Note:** This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
31:24	31:24 ERRMODE<2:0>		>		ERRPHASE<1:0>						
00.40	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23:16		_		BDS	START	ACTIVE					
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8				BDCTRL	<15:8>						
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0		BDCTRL<7:0>									

#### REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 ERRMOD<2:0>: Internal Error Mode Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CEK operation
- 010 = KEK operation
- 001 = Preboot authentication
- 000 = Normal operation

#### bit 28-26 ERROP<2:0>: Internal Error Operation Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Authentication
- 011 = Reserved
- 010 = Decryption
- 001 = Encryption
- 000 = Reserved

#### bit 25-24 ERRPHASE<1:0>: Internal Error Phase of DMA Status bits

- 11 = Destination data
- 10 = Source data
- 01 = Security Association (SA) access
- 00 = Buffer Descriptor (BD) access

#### bit 23-22 Unimplemented: Read as '0'

#### bit 21-18 BDSTATE<3:0>: Buffer Descriptor Processor State Status bits

These bits contain a number, which indicates the current state of the BDP:

- 1111 = Reserved
- •
- •
- 0111 = Reserved
- 0110 = SA fetch
- 0101 = Fetch BDP is disabled
- 0100 = Descriptor is done 0011 = Data phase
- 0011 = Data phase0010 = BDP is loading
- 0001 = Descriptor fetch request is pending
- 0000 = BDP is idle
- bit 17 START: DMA Start Status bit
  - 1 = DMA start has occurred
  - 0 = DMA start has not occurred

## FIGURE 26-7: FORMAT OF BD\_UPDPTR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_UPDADDR<31:24>						
23-16		BD_UPDADDR<23:16>						
15-8		BD_UPDADDR<15:8>						
7-0				BD_UPDA	DDR<7:0>			

bit 31-0 BD\_UPDADDR: UPD Address Location

The update address has the location where the CRDMA results are posted. The updated results are the ICV values, key output values as needed.

## FIGURE 26-8: FORMAT OF BD\_MSG\_LEN

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		MSG_LENGTH<31:24>						
23-16		MSG_LENGTH<23:16>						
15-8		MSG_LENGTH<15:8>						
7-0		MSG_LENGTH<7:0>						

bit 31-0 MSG\_LENGTH: Total Message Length

Total message length for the hash and HMAC algorithms in bytes. Total number of crypto bytes in case of GCM algorithm (LEN-C).

## FIGURE 26-9: FORMAT OF BD\_ENC\_OFF

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		ENCR_OFFSET<31:24>						
23-16		ENCR_OFFSET<23:16>						
15-8		ENCR_OFFSET<15:8>						
7-0				ENCR_OFF	-SET<7:0>			

#### bit 31-0 ENCR\_OFFSET: Encryption Offset

Encryption offset for the multi-task test cases (both encryption and authentication). The number of AAD bytes in the case of GCM algorithm (LEN-A).

## 28.0 PIPELINED ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "12-bit Pipelined Analog-to-Digital Converter (ADC)" (DS60001194), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MZ EC Pipelined Analog-to-Digital Converter (ADC) includes the following features:

- 10-bit resolution
- Six-stage conversion pipeline
- External voltage reference input pins
- Six Sample and Hold (S&H) circuits, SH0 SH5:
  - Five dedicated S&H circuits with individual input selection and individual conversion trigger selection for high-speed conversions
  - One shared S&H circuit with automatic Input Scan mode and common conversion trigger selection
- Up to 48 analog input sources, in addition to the internal voltage reference and an internal temperature sensor
- 32-bit conversion result registers with dedicated interrupts:
  - Conversion result can be formatted as unsigned or signed fractional or integer data
- · Six digital comparators with dedicated interrupts:
  - Multiple comparison options
  - Assignable to specific analog input
- Six oversampling filters with dedicated interrupts:
  - Provides increased resolution
  - Assignable to specific analog input
- · Operation during Sleep and Idle modes

Besides the analog inputs that can be converted, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins, and can also be used by other analog module references.

The analog inputs are connected through multiplexers (MUXs) to the S&H circuits. Each of the dedicated S&H circuits, is assigned to analog inputs, and can optionally use another analog input in a differential configuration. The dedicated S&H circuits are used for high-speed and precise sampling/conversion of time sensitive or transient inputs.

The sixth S&H circuit, SH5, can be used in Input Scan mode and is connected to all the available analog inputs on a device, along with internal voltage reference and the temperature sensor signals. Input Scan mode sequentially converts user-specified analog input sources. The control registers specify the analog input sources that are included in the scanning sequence.

A simplified block diagram of the ADC1 module is illustrated in Figure 28-1. Diagrams for the Dedicated and Shared ADC modules are provided in Figure 28-2 and Figure 28-3, respectively.

#### 28.1 ADC Configuration Requirements

Note:	A related code example is available in			
	the latest release of MPLAB Harmony			
	(visit http://www.micochip.com/harmony			
	for more information).			

To meet ADC specifications, the following steps must be performed:

1. Set the ADC Configuration words, as follows:

AD1CAL1	=	0xB3341210;
AD1CAL2	=	0x01FFA769;
AD1CAL3	=	0x0BBBBBB8;
AD1CAL4	=	0x000004AC;
AD1CAL5	=	0x02028002;

 Perform self-calibration. The input mode for SH0-SH5 must be set to the unipolar differential input mode by setting the SHxMOD<1:0> bits (AD1MOD<1:0>) = 10.

Note:	SH0 through SH4 functionality and ADC Differential mode are not supported; however, both
	are required for auto-calibration. Sampling must be performed on SH5 only.

In addition, the following restrictions apply:

#### Supported ADC operating modes:

- Scan mode only with DMA interrupt
- The maximum number of used ANx inputs are limited by the available DMA channels (maximum of eight)
- The first (8) conversion after enabling the ADC must be discarded
- ADC Single-ended mode only
- The ADC Clock, TAD, must be limited to 500 kHz  $\leq$  TAD  $\leq$  1 MHz (i.e., 2 µs  $\leq$  TAD  $\leq$  1 µs).
- HDW Oversampling is supported, but is not required, and will not impair accuracy; however, it will reduce the ADC ANx input throughput by the oversample ratio in use
- ANx VIN maximum is limited to < 2.5V</li>
- VREF+  $\leq$  VDD = AVDD  $\geq$  2.5V
- Use of external VREF+ and VREF- pins only for ADC reference (VREFSEL<2:0> bits are equal to 'b011):
  - VREF- = Can be connected to AVSS externally, but not internally
  - VREF+ can be connected to AVDD externally if required, but not internally

#### Unsupported ADC operating modes:

- Software polling of ADC status bits
- Manual software ADC triggering
- ADC interrupt modes (use DMA Interrupt mode)
- ADC SFR accesses by the CPU while ADC is operating
- ADC Boost or low-power mode.
- Individual ADC Input Conversion Requests (i.e., RQCNVRT bit in the ADCCON3 register)
- Use of ADC S&H Channels 0-4 except for calibration
- Any ADC references other than external VREF+ and VREF- pins
- ADC Differential mode

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		_					-	—			
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10		_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN			
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
10.0	TERRCNT<7:0>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				RERRC	NT<7:0>						

#### REGISTER 29-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT  $\geq$  256)

- bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT  $\geq$  128)
- bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT  $\geq$  128)
- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)
- bit 17 **RXWARN:** Receiver in Error State Warning ( $128 > RERRCNT \ge 96$ )
- bit 16 **EWARN:** Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

#### REGISTER 29-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-0 FIFOIP<31:0>: FIFOn Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN7 MSEL7<1:0> FSEL7<4:0>								
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN6	MSEL	6<1:0>		FSEL6<4:0>				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10.0	FLTEN5	MSEL	5<1:0>		F	SEL5<4:0>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN4	MSEL	4<1:0>		FSEL4<4:0>				

#### REGISTER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 31	FLTEN7: Fil	lter 7 Enable bit		
	1 = Filter is	enabled		
	0 = Filter is	disabled		
bit 30-29	MSEL7<1:0	>: Filter 7 Mask Select b	bits	
		tance Mask 3 selected		
		tance Mask 2 selected		
	•	tance Mask 1 selected tance Mask 0 selected		
hit 28-24	-	>: FIFO Selection bits		
511 20 2 1		essage matching filter is	stored in FIFO buffer 31	
		essage matching filter is		
	•			
	•			
	•			
		essage matching filter is essage matching filter is		
bit 23		Iter 6 Enable bit		
511 20	1 = Filter is			
	0 = Filter is			
bit 22-21	MSEL6<1:0	>: Filter 6 Mask Select b	oits	
	11 = Accept	tance Mask 3 selected		
	•	tance Mask 2 selected		
	-	tance Mask 1 selected		
1 1 00 40		tance Mask 0 selected		
bit 20-16		>: FIFO Selection bits	atored in FIFO huffer 24	
		essage matching filter is		
	•	essage matching filter is	stored in FIFO builder 30	
	•			
	00001 <b>– M</b> e	essage matching filter is	stored in FIFO buffer 1	
		essage matching filter is		
		<b>0 0 1</b>		
Note:	The bits in	this register can only be	modified if the corresponding	filter enable (FLTENn) bit is '0'.
		<u> </u>	. 0	

## TABLE 33-2: PERIPHERAL MODULE DISABLE REGISTER SUMMARY

ess		¢,								Bi	ts								(1)
Virtual Address (BF80_#)	Virtual Addre (BF80_#) Register Name Bit Range	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(1)</sup>
0040	PMD1	31:16	—	—	_	_	_	_	_	_	_	—	_		_	—	—	—	0000
00.0		15:0	—	—	—	CVRMD	—	_	—	—	_	—	—	_	_	_	—	AD1MD	0000
0050	PMD2	31:16	—	—	—	—	_	-	_	—	—	—	_	-	-	_	—	_	0000
0050	FINDZ	15:0	—	-	-			-	-	-	—	_		-	-	_	CMP2MD	CMP1MD	0000
0060	PMD3	31:16	—	_	_	_	_			OC9MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
0000	FINDS	15:0	—	-	-			-	-	IC9MD	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0000
0070	PMD4	31:16	—	_	_	_	_		-	_	—	_	_				_		0000
0070	PIVID4	15:0	—	_	_	_	_			T9MD	T8MD	T7MD	T6MD	T5MD	T4MD	T3MD	T2MD	T1MD	0000
0080	PMD5	31:16	—	-	CAN2MD	CAN1MD		-	-	USBMD	—	_		I2C5MD	I2C4MD	I2C3MD	I2C2MD	I2C1MD	0000
0080	PIVIDS	15:0	—		SPI6MD	SPI5MD	SPI4MD	SPI3MD	SPI2MD	SPI1MD	—	—	U6MD	U5MD	U4MD	U3MD	U2MD	U1MD	0000
0000	PMD6	31:16	_		-	ETHMD	_	_	_		SQI1MD	_	_	_	_	_	EBIMD	PMPMD	0000
0090	PIVID6	15:0	-	-	_	_	REFO4MD	REFO3MD	REFO2MD	REFO1MD	_	—	_	_	_	_	_	RTCCMD	0000
0040		31:16	_	—	_	_	—	_	_	_	_	CRYPTMD	_	RNGMD	_	_	—	—	0000
00A0	PMD7	15:0	—	—	_	_	_	_	_	_	—	_	_	DMAMD	_	—	_	—	0000

Legend:

nd: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device variant.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
01.04	r-0	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	—	_	_	_	_	_	—
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	—	—	_	_	—	—	_	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	_	—	_	_	_	_	_	_
7.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
7:0	_	_	_	_	_	_		_

### REGISTER 34-1: DEVSIGN0/ADEVSIGN0: DEVICE SIGNATURE WORD 0 REGISTER

Legend: r = Reserved bit					
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 Reserved: Write as '0'

bit 30-0 Reserved: Write as '1'

**Note:** The DEVSIGN1 through DEVSIGN3 and ADEVSIGN1 through ADEVSIGN3 registers are used for Quad Word programming operation when programming the DEVSIGN0/ADESIGN0 registers, and do not contain any valid information.

## REGISTER 34-2: DEVCP0/ADEVCP0: DEVICE CODE-PROTECT 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	R/P	r-1	r-1	r-1	r-1
31:24	_	—	—	CP	—	_	_	_
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	—	—	_	—	_	_	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	_	—	—	_	—	_	_	_
7.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
7:0	_	_	_	_	_	_	_	_

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Reserved: Write as '1'

bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-0 Reserved: Write as '1'

Note: The DEVCP1 through DEVCP3 and ADEVCP1 through ADEVCP3 registers are used for Quad Word programming operation when programming the DEVCP0/ADEVCP0 registers, and do not contain any valid information.

## 37.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EC electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MZ EC devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

## **Absolute Maximum Ratings**

#### (See Note 1)

Ambient temperature under bias	40°C to +85°C
Storage temperature	
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 2.3V$ (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	-0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	
Maximum current sunk/sourced by any 4x I/O pin (Note 4)	15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4)	
Maximum current sunk/sourced by any 12x I/O pin (Note 4)	
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	

**Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 37-2).
- **3:** See the pin name tables (Table 2 through Table 4) for the 5V tolerant pins.
- 4: Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x, 8x, and 12x I/O pin lists.