

#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | MIPS32® microAptiv™  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 200MHz   |
| Connectivity               | EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG               |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                     |
| Number of I/O              | 78   |
| Program Memory Size        | 1MB (1M x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                |  |
| RAM Size                   | 512K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V  |
| Data Converters            | A/D 40x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-TQFP   |
| Supplier Device Package    | 100-TQFP (12x12)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecg100-i-pt |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 124              | -PIN VTLA (BOTTOM VIEW)  | A17         | E                | A34<br>B13 B29             |     |
|------------------|--|-------------|------------------|----------------------------|-----|
|                  | PIC32MZ0512EC(E/F/K)124<br>PIC32MZ1024EC(G/H/M)124<br>PIC32MZ1024EC(E/F/K)124<br>PIC32MZ2048EC(G/H/M)124 |             | A1               | B1 B41<br>B56              | A51 |
|                  | Pola   | arity Indic |                  | A68                        |     |
| Package<br>Pin # | Full Pin Name  |             | Package<br>Pin # | Full Pin Nar               | ne  |
| B1               | EBIA5/AN34/PMA5/RA5  |             | B29              | Vss                        |     |
| B2               | EBID6/AN16/PMD6/RE6  |             | B30              | D+                         |     |
| B3               | EBIA6/AN22/RPC1/PMA6/RC1   |             | B31              | RPF2/SDA3/RF2              |     |
| B4               | AN36/ETXD1/RJ9   |             | B32              | ERXD0/RH8                  |     |
| B5               | EBIWE/AN20/RPC3/PMWR/RC3   |             | B33              | ECOL/RH10                  |     |
| B6               | AN14/C1IND/RPG6/SCK2/RG6   |             | B34              | EBIRDY1/SDA2/RA3           |     |
| B7               | EBIA3/AN12/C2IND/RPG8/SCL4/PMA3/RG8  |             | B35              | Vdd                        |     |
| B8               | Vdd  |             | B36              | EBIA9/RPF4/SDA5/PMA9/RF4   |     |
| B9               | EBIA2/AN11/C2INC/RPG9/PMA2/RG9   |             | B37              | RPA14/SCL1/RA14            |     |
| B10              | AN25/RPE8/RE8  |             | B38              | EBIA15/RPD9/PMCS2/PMA15/RD | 9   |
| B11              | AN45/C1INA/RPB5/RB5  |             | B39              | EMDC/RPD11/RD11            |     |
| B12              | AN37/ERXCLK/EREFCLK/RJ11   |             | B40              | ERXDV/ECRSDV/RH13          |     |
| B13              | Vss  |             | B41              | SOSCI/RPC13/RC13           |     |
| B14              | PGEC2/AN46/RPB6/RB6  |             | B42              | EBID14/RPD2/PMD14/RD2      |     |
| B15              | Vref-/CVref-/AN27/RA9  |             | B43              | EBID12/RPD12/PMD12/RD12    |     |
| B16              | AVdd   |             | B44              | ETXERR/RJ0                 |     |
| B17              | AN38/ETXD2/RH0   |             | B45              | EBIRDY3/RJ2                |     |
| B18              | EBIA10/AN48/RPB8/PMA10/RB8   |             | B46              | SQICS1/RPD5/RD5            |     |
| B19              | EBIA13/CVREFOUT/AN5/RPB10/PMA13/RB10   |             | B47              | ETXCLK/RPD7/RD7            |     |
| B20              | Vss  |             | B48              | Vss                        |     |
| B21              | TCK/EBIA19/AN29/RA1  |             | B49              | EBID10/RPF1/PMD10/RF1      |     |
| B22              | TDO/EBIA17/AN31/RPF12/RF12   |             | B50              | EBID8/RPG0/PMD8/RG0        |     |
| B23              | AN8/RB13   |             | B51              | TRD3/SQID3/RA7             |     |
| B24              | EBIA0/AN10/RPB15/OCFB/PMA0/RB15  |             | B52              | EBID0/PMD0/RE0             |     |
| B25              | Vdd  |             | B53              | Vdd                        |     |
| B26              | AN41/ERXD1/RH5   |             | B54              | TRD2/SQID2/RG14            |     |
| B27              | AN32/AETXD0/RPD14/RD14   |             | B55              | TRD0/SQID0/RG13            |     |
| B28              | OSC1/CLKI/RC12   |             | B56              | EBID3/RPE3/PMD3/RE3        |     |

### TABLE 4: PIN NAMES FOR 124-PIN DEVICES (CONTINUED)

1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select (PPS)" for restrictions.

2: Every I/O port pin (RAx-RJx) can be used as a change notification pin (CNAx-CNJx). See Section 12.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

4: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to VSs externally.

## 2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32\_OSC2\_Pin Capacitance = ~4-5 pF
- COUT = PIC32\_OSC1\_Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF

Crystals with a speed of 4 MHz to 12 MHz that meet the following requirements will meet the PIC32MZ EC oscillation requirements when configured, as depicted in Figure 8-1.

- 1. Manufacturer Drive Level (min)  $\leq$  10  $\mu$ W (hard requirements, 1  $\mu$ W preferred).
- 2. Manufacturer ESR  $\leq 50\Omega$  (hard requirement, lower is better).

```
2.7.1.1 Calculating XTAL Capacitive Loading:
```

- 1. PIC32 CIN = COUT =  $\sim$ 4 pF (PIC32 OSCI and OSCO package pin capacitance).
- 2. C1MFG = C2MFG = Manufacturer Recommended Load Capacitance.
- CLOAD = {([CIN + C1MFG] [C2MFG + COUT]) / [CIN + C1MFG + C2MFG + COUT]} + estimated PCB stray capacitance (2.5 pF).

(Simplified) CLOAD = (((CIN + C1MFG)/2) + 2.5 pF).

Actual C1, C2 Load value to use:

- C2 = CLOAD
- C1 = (CLOAD 2 pF)

Note: These recommendations are atypical, and are only applicable to the PIC32MZ EC family.

### 2.7.1.2 Validated Crystals

Temperature Range: (-45°C to +110°C)

VDD = 2.4V to 3.6V, RP = 1 M\Omega, RK = 10  $k\Omega$ 

• ABLS-12.000 MHz-L4Q-T (12 MHz surface mount)

**Note:** These recommendations are atypical, and only applicable to the PIC32MZ EC family.

### 2.7.1.3 Additional Microchip References

- AN588 "PICmicro<sup>®</sup> Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>™</sup> and PICmicro<sup>®</sup> Devices"
- AN849 "Basic PICmicro<sup>®</sup> Oscillator Design"

### 2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

### 2.9 Designing for High-Speed Peripherals

The PIC32MZ EC family devices have peripherals that operate at frequencies much higher than typical for an embedded environment. Table 2-1 lists the peripherals that produce high-speed signals on their external pins:

### TABLE 2-1: PERIPHERALS THAT PRODUCE HS SIGNALS ON EXTERNAL PINS

| Peripheral | High-Speed Signal Pins | Maximum<br>Speed on<br>Signal Pin |
|------------|------------------------|-----------------------------------|
| EBI        | EBIAx, EBIDx           | 50 MHz                            |
| SQI1       | SQICLK, SQICSX, SQIDx  | 50 MHz                            |
| HS USB     | D+, D-                 | 480 MHz                           |

Due to these high-speed signals, it is important to take into consideration several factors when designing a product that uses these peripherals, as well as the PCB on which these components will be placed. Adhering to these recommendations will help achieve the following goals:

- Minimize the effects of electromagnetic interference to the proper operation of the product
- Ensure signals arrive at their intended destination at the same time
- Minimize crosstalk
- Maintain signal integrity
- Reduce system noise
- Minimize ground bounce and power sag

The System Bus arbitration scheme implements a nonprogrammable, Least Recently Serviced (LRS) priority, which provides Quality Of Service (QOS) for most initiators. However, some initiators can use Fixed High Priority (HIGH) arbitration to guarantee their access to data.

The arbitration scheme for the available initiators is shown in Table 4-5.

| Name             | ID | QOS                   |
|------------------|----|-----------------------|
| CPU              | 1  | LRS <sup>(1)</sup>    |
| CPU              | 2  | HIGH <sup>(1,2)</sup> |
| DMA Read         | 3  | LRS <sup>(1)</sup>    |
| DMA Read         | 4  | HIGH <sup>(1,2)</sup> |
| DMA Write        | 5  | LRS <sup>(1)</sup>    |
| DMA Write        | 6  | HIGH <sup>(1,2)</sup> |
| USB              | 7  | LRS                   |
| Ethernet Read    | 8  | LRS                   |
| Ethernet Write   | 9  | LRS                   |
| CAN1             | 10 | LRS                   |
| CAN2             | 11 | LRS                   |
| SQI1             | 12 | LRS                   |
| Flash Controller | 13 | HIGH <sup>(2)</sup>   |
| Crypto           | 14 | LRS                   |

TABLE 4-5:INITIATOR ID AND QOS

- Note 1: When accessing SRAM, the DMAPRI bit (CFGCON<25>) and the CPUPRI bit (CFGCON<24>) provide arbitration control for the DMA and CPU (when servicing an interrupt (i.e., EXL = 1)), respectively, by selecting the use of LRS or HIGH When using HIGH, the DMA and CPU get arbitration preference over all initiators using LRS.
  - 2: Using HIGH arbitration can have serious negative effects on other initiators. Therefore, it is recommended to not enable this type of arbitration for an initiator that uses significant system bandwidth. HIGH arbitration is intended to be used for low bandwidth applications that require low latency, such as LCC graphics applications.

### 4.3 Permission Access and System Bus Registers

The System Bus on PIC32MZ EC family of microcontrollers provides access control capabilities for the transaction initiators on the System Bus.

The System Bus divides the entire memory space into fourteen target regions and permits access to each target by initiators via permission groups. Four Permission Groups (0 through 3) can be assigned to each initiator. Each permission group is independent of the others and can have exclusive or shared access to a region.

Using the CFGPG register (see Register 34-10 in **Section 34.0 "Special Features"**), Boot firmware can assign a permission group to each initiator, which can make requests on the System Bus.

The available targets and their regions, as well as the associated control registers to assign protection, are described and listed in Table 4-6.

Register 4-2 through Register 4-10 are used for setting and controlling access permission groups and regions.

To change these registers, they must be unlocked in hardware. The register lock is controlled by the PGLOCK Configuration bit (CFGCON<11>). Setting PGLOCK prevents writes to the control registers; clearing PGLOCK allows writes.

To set or clear the PGLOCK bit, an unlock sequence must be executed. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

#### **TABLE 4-6:** SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS (CONTINUED)

|                  |   |            |   | SBTxREG                      | By Register                                |                |                   |                   | SBTxRD   | y Register  | SBTxWR   | y Register   |
|------------------|---|------------|---|------------------------------|--|----------------|-------------------|-------------------|----------|---|----------|--|
| Target<br>Number | Target Description <sup>(5)</sup>   | Name       | Region Base<br>(BASE<21:0>)<br>(see Note 2) | Physical<br>Start<br>Address | Region Size<br>(SIZE<4:0>)<br>(see Note 3) | Region<br>Size | Priority<br>(PRI) | Priority<br>Level | Name     | Read<br>Permission<br>(GROUP3,<br>GROUP2,<br>GROUP1,<br>GROUP0) | Name     | Write<br>Permission<br>(GROUP3,<br>GROUP2,<br>GROUP1,<br>GROUP0) |
|                  | Peripheral Set 2:   | SBT6REG0   | R   | 0x1F820000                   | R  | 64 KB          | —                 | 0                 | SBT6RD0  | R/W <sup>(1)</sup>  | SBT6WR0  | R/W <sup>(1)</sup>   |
| 6                | SPI1-SPI6<br>I2C1-I2C5<br>UART1-UART6<br>PMP                                | SBT6REG1   | R/W   | R/W                          | R/W  | R/W            | _                 | 3                 | SBT6RD1  | R/W <sup>(1)</sup>  | SBT6WR1  | R/W <sup>(1)</sup>   |
|                  | Peripheral Set 3:   | SBT7REG0   | R   | 0x1F840000                   | R  | 64 KB          | —                 | 0                 | SBT7RD0  | R/W <sup>(1)</sup>  | SBT7WR0  | R/W <sup>(1)</sup>   |
| 7                | Timer1-Timer9<br>IC1-IC9<br>OC1-OC9<br>ADC1<br>Comparator 1<br>Comparator 2 | SBT7REG1   | R/W   | R/W                          | R/W  | R/W            | _                 | 3                 | SBT7RD1  | R/W <sup>(1)</sup>  | SBT7WR1  | R/W <sup>(1)</sup>   |
| <u> </u>         | Peripheral Set 4:   | SBT8REG0   | R   | 0x1F860000                   | R  | 64 KB          | —                 | 0                 | SBT8RD0  | R/W <sup>(1)</sup>  | SBT8WR0  | R/W <sup>(1)</sup>   |
| 8                | PORTA-PORTK   | SBT8REG1   | R/W   | R/W                          | R/W  | R/W            | —                 | 3                 | SBT8RD1  | R/W <sup>(1)</sup>  | SBT8WR1  | R/W <sup>(1)</sup>   |
|                  | Peripheral Set 5:   | SBT9REG0   | R   | 0x1F880000                   | R  | 64 KB          | —                 | 0                 | SBT9RD0  | R/W <sup>(1)</sup>  | SBT9WR0  | R/W <sup>(1)</sup>   |
| 9                | CAN1<br>CAN2<br>Ethernet Controller   | SBT9REG1   | R/W   | R/W                          | R/W  | R/W            | _                 | 3                 | SBT9RD1  | R/W <sup>(1)</sup>  | SBT9WR1  | R/W <sup>(1)</sup>   |
| 10               | Peripheral Set 6:<br>USB  | SBT10REG0  | R   | 0x1F8E3000                   | R  | 4 KB           | _                 | 0                 | SBT10RD0 | R/W <sup>(1)</sup>  | SBT10WR0 | R/W <sup>(1)</sup>   |
|                  | External Memory via SQI1 and  | SBT11REG0  | R   | 0x30000000                   | R  | 64 MB          | —                 | 0                 | SBT11RD0 | R/W <sup>(1)</sup>  | SBT11WR0 | R/W <sup>(1)</sup>   |
| 11               | SQI1 Module   | SBT11REG1  | R   | 0x1F8E2000                   | R  | 4 KB           | —                 | 3                 | SBT11RD1 | R/W <sup>(1)</sup>  | SBT11WR1 | R/W <sup>(1)</sup>   |
| 12               | Peripheral Set 7:<br>Crypto Engine  | SBT12REG0  | R   | 0x1F8E5000                   | R  | 4 KB           | _                 | 0                 | SBT12RD0 | R/W <sup>(1)</sup>  | SBT12WR0 | R/W <sup>(1)</sup>   |
| 13               | Peripheral Set 8:<br>RNG Module   | SBT13REG0  | R   | 0x1F8E6000                   | R  | 4 KB           | _                 | 0                 | SBT13RD0 | R/W <sup>(1)</sup>  | SBT13WR0 | R/W <sup>(1)</sup>   |
| Legend:          | R = Read; $R/W = R$   | ead/Write; | 'x' in a registe                            | er name = 0-13;              | 'y' ir                                     | a register na  | ame = 0-8.        |                   |          |   |          |  |

Reset values for these bits are '0', '1', '1', '1', respectively. Note 1:

2:

The BASE<21:0> bits must be set to the corresponding Physical Address and right shifted by 10 bits. For Read-only bits, this value is set by hardware on Reset. The SIZE<4:0> bits must be set to the corresponding Region Size, based on the following formula: Region Size = 2<sup>(SIZE-1)</sup> x 1024 bytes. For read-only bits, this value is set by hardware on Reset. 3:

Refer to the Device Memory Maps (Figure 4-1 through Figure 4-4) for specific device memory sizes and start addresses. 4:

See Table 4-1for information on specific target memory size and start addresses. 5:

The SBTxREG1 SFRs are reserved, and therefore, are not listed in this table for this target. 6:

### 8.2 Oscillator Control Registers

#### **TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP** Virtual Address (BF80\_#) Bits Bit Range Register Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 FRCDIV<2:0> DRMEN SOSCRDY 31:16 OSCCON 1200 15:0 COSC<2:0> NOSC<2:0> CLKLOCK ULOCK \_ |

|      |                  |               |    |               |      |    |            |   |             |        |           |   |      | -      | -          |                |          |     |      |
|------|------------------|---------------|----|---------------|------|----|------------|---|-------------|--------|-----------|---|------|--------|------------|----------------|----------|-----|------|
| 1210 | OSCTUN           | 31:16         | —  | —             | —    | —  | —          | - | —           | —      | —         | — | —    | -      | -          | —              | _        | —   | 0000 |
| 1210 | OSCION           | 15:0          | —  | —             | —    | —  | —          |   | —           | —      | —         | — |      |        |            | <b> </b> <5:0> |          |     | 0000 |
| 1220 | SPLLCON          | 31:16         | _  | —             | —    | —  | —          |   | PLLODIV<2:( |        | —         |   |      | PL     | LMULT<6:   |                |          |     | 01xx |
|      |                  | 15:0          | —  | —             | _    | —  | —          |   | PLLIDIV<2:0 |        | PLLICLK   | — | —    | —      | —          | PL             | LRANGE<2 | :0> | 0x0x |
| 1280 | REF01CON         | 31:16         | —  |               |      |    |            |   |             |        | DIV<14:0> |   |      |        |            |                |          |     | 0000 |
| .200 |                  | 15:0          | ON | —             | SIDL | OE | RSLP       | — | DIVSWEN     | ACTIVE | —         | — | —    | _      |            | ROSE           | L<3:0>   |     | 0000 |
| 1290 | REF01TRIM        | 31:16         |    | •             | •    | R  | OTRIM<8:0> |   | -           |        |           | — | —    | _      | —          | —              | —        | —   | 0000 |
|      |                  | 15:0          | —  | —             | —    | —  | —          | — | —           | —      | —         | — | —    | —      | —          | —              | —        | —   | 0000 |
| 12A0 | REF02CON         | 31:16         | —  |               |      |    |            |   |             | -      | DIV<14:0> |   |      |        |            |                |          |     | 0000 |
| -    |                  | 15:0          | ON | —             | SIDL | OE | RSLP       | — | DIVSWEN     | ACTIVE | —         | _ | —    | —      |            |                | L<3:0>   | 1   | 0000 |
| 12B0 | <b>REFO2TRIM</b> | 31:16         |    | •             | •    |    | OTRIM<8:0> |   | -           |        |           | — | —    | —      | —          | —              | —        | —   | 0000 |
| -    | -                | 15:0          | —  | —             | —    | —  | —          | — | —           | —      | —         | _ | —    | —      | -          | —              | —        | —   | 0000 |
| 12C0 | <b>REFO3CON</b>  | 31:16         | _  |               |      |    |            |   |             |        | DIV<14:0> |   |      | 1      |            |                |          |     | 0000 |
|      |                  | 15:0          | ON | —             | SIDL | OE | RSLP       | _ | DIVSWEN     | ACTIVE | -         | _ | _    | _      |            | ROSE           | L<3:0>   | 1   | 0000 |
| 12D0 | <b>REFO3TRIM</b> | 31:16         |    | <b>-</b>      | r    |    | OTRIM<8:0> |   |             |        |           |   | _    | _      | _          | _              | _        | —   | 0000 |
|      |                  | 15:0          | _  | —             | —    | —  | -          | _ | -           | -      |           | _ | —    | _      | —          | —              | —        | —   | 0000 |
| 12E0 | REFO4CON         | 31:16         | _  |               |      |    |            |   |             |        |           |   | 0000 |        |            |                |          |     |      |
|      |                  | 15:0          | ON | —             | SIDL | -  | -          | _ | DIVSWEN     | ACTIVE | -         | _ | _    | _      |            |                |          | 1   | 0000 |
| 12F0 | <b>REFO4TRIM</b> | 31:16         |    |               |      |    | OTRIM<8:0> |   | 1           |        |           | — | —    | —      | —          | _              | —        | —   | 0000 |
|      |                  | 15:0          | _  | -             | -    | _  | _          | — | -           | -      |           |   | -    | _      | _          | _              | _        |     | 0000 |
| 1300 | PB1DIV           | 31:16         | _  | -             | _    | —  |            | — | -           | _      | _         | _ | _    |        | -          | —              |          | —   | 0000 |
|      |                  | 15:0          |    |               | _    | _  | PBDIVRDY   | _ |             |        | _         |   |      | F      | BDIV<6:0   | 1              |          |     | 8801 |
| 1310 | PB2DIV           | 31:16         | -  |               | _    | _  |            | _ | -           | _      |           |   | —    |        | -          | -              |          | _   | 0000 |
|      |                  | 15:0          | ON | _             | _    | _  | PBDIVRDY   | _ |             |        |           |   |      |        | BDIV<6:0   |                |          |     | 8801 |
| 1320 | PB3DIV           | 31:16<br>15:0 | ON | _             | -    | _  |            |   | -           | _      |           | _ | —    |        | BDIV<6:0>  | —              | _        | —   | 0000 |
|      |                  |               |    | -             | -    | _  |            |   | -           | -      | _         | _ |      | - F    |            | <u> </u>       |          |     | 8801 |
| 1330 | PB4DIV           | 31:16<br>15:0 | ON | -             | -    | -  |            | _ |             | -      | _         |   | _    |        | BDIV<6:0>  |                |          | _   | 0000 |
|      |                  |               |    | -             | -    | -  | PBDIVRDY   |   |             | _      |           |   |      | ۲<br>— | BDIV<6:05  |                |          | _   | 8801 |
| 1340 | PB5DIV           | 31:16<br>15:0 | ON | -             | -    | _  |            |   | -           | -      | _         | — |      |        |            | —              | _        | _   | 0000 |
|      |                  |               | ON | _             | -    | -  | PBDIVRDY   | _ |             | _      |           |   |      | F      | BDIV<6:0   | >              |          |     | 8801 |
| 1360 | PB7DIV           | 31:16<br>15:0 | ON | _             | _    | _  |            | _ |             | _      | _         | _ | _    |        | BDIV<6:0>  | —              |          |     | 0000 |
|      |                  |               | -  | _             | -    | _  | FBUIVRDY   | — |             | _      |           |   |      |        | ט> עועם:0  | -              |          |     | 8800 |
| 1370 | PB8DIV           | 31:16<br>15:0 | ON | _             |      | _  |            |   | -           | _      | _         |   | —    |        |            | -              | _        | —   | 0000 |
| egen |                  |               | -  | eset; — = uni | —    | —  |            |   | -           | —      | _         |   |      | F      | PBDIV<6:0> | >              |          |     | 8801 |

21/5

SLOCK

20/4

SLPEN

19/3

CF

18/2

|

17/1

SOSCEN

1: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

Note

All Resets<sup>(1)</sup>

0000

xx0x

16/0

OSWEN

### TABLE 11-1: USB REGISTER MAP (CONTINUED)

| new of the second sec |   |                  |           |       |       |       | •     | ,     |       |          |      | Bits        |        |           |      |            |         |          |       |            |           |       |        |      |
|---|---|------------------|-----------|-------|-------|-------|-------|-------|-------|----------|------|-------------|--------|-----------|------|------------|---------|----------|-------|------------|-----------|-------|--------|------|
| 0388       DMMAD       150       DMADD PM1540-         0388       0MASM       150       - <td< th=""><th>Virtual<br/>Address</th><th>Register<br/>Name</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th>All Resets</th></td<>  | Virtual<br>Address  | Register<br>Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9     | 24/8 | 23/7        | 22/6   | 21/5      | 20/4 | 19/3       | 18/2    | 17/1     | 16/0  | All Resets |           |       |        |      |
| Image: Inclusion of the second of the se          | 2240  | USB              | 31:16     |       | •     | •     | •     | •     | •     | •        | DMA  | ADDR<31:16  | >      | •         |      | •          | •       |          | •     | 0000       |           |       |        |      |
| 0446       044       044       044 <t< td=""><td>3240</td><td>DMA5A</td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DMA</td><td>ADDR&lt;15:0</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>   | 3240  | DMA5A            | 15:0      |       |       |       |       |       |       |          | DMA  | ADDR<15:0   | >      |           |      |            |         |          |       | 0000       |           |       |        |      |
| Image: Instrument instru         | 324C  |                  | 31:16     |       |       |       |       |       |       |          | DMAG | COUNT<31:10 | 6>     |           |      |            |         |          |       | 0000       |           |       |        |      |
| 3354         DMARE         EDMARE         DMARE         DMARE <th< td=""><td>0240</td><td>DMA5N</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DMA</td><td>COUNT&lt;15:0</td><td> &gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></th<>   | 0240  | DMA5N            |           |       |       |       |       |       |       |          | DMA  | COUNT<15:0  | >      |           |      |            |         |          |       | 0000       |           |       |        |      |
| Lowes         150   | 3254  |                  |           | _     | _     |       | _     | _     |       | —        |      |             |        | -         | -    |            | _       | _        |       | 0000       |           |       |        |      |
| DMAA       150       DMAADDR-150-         3266       DMAA       150       DMACOUNT-31:16-         3264       USS       31:16       —       DMACOUNT-31:16-         3264       DMAR       31:16       —       DMACOUNT-31:16-         3265       31:16       DMACOUNT-31:16-       DMACOUNT-31:16-         3274       USS       31:16       —       DMACOUNT-31:16-         3276       DMAR       31:16       —       DMACOUNT-31:16-         3276       DMAR       31:16       —       —       DMACOUNT-31:16-         3277       USS       31:16       —       —       DMACOUNT-31:16-         3278       0MAR       31:16       —       —       DMACOUNT-31:16-         3276       0MAR       31:16       —       —       DMACOUNT-31:16-         3277       0MAR       31:16       —       —       DMACOUNT-15:0-         3276       0MAR       31:16       —       —       DMACOUNT-15  | 020.  | DMA6C            |           | —     | _     | -     | —     | —     | DMABR | STM<1:0> | 1    |             |        | EP<3:0>   |      | DMAIE      | DMAMODE | DMADIR   | DMAEN | 0000       |           |       |        |      |
| DMAQD         15.0         DMAQDR         5.0           326C         DMAC         31.16         - <td>3258</td> <td></td> <td></td> <td colspan="13"></td> <td>0000</td>  | 3258  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            | 0000    |          |       |            |           |       |        |      |
| 3250         DMARN         150  |   |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       |            |           |       |        |      |
| 3864         USB<br>150         31:16         -   | 325C  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         | 0000     |       |            |           |       |        |      |
| 3384         DMA7C         15.0   |   |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       |            |           |       |        |      |
| MARK         Mark <th< td=""><td>3264</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td></th<>   | 3264  |                  |           |       |       |       |       |       |       | -        |      |             |        |           | _    |            |         |          |       |            |           |       |        |      |
| 3266       DMA7A       15.0       DMAADDR<15.0>         3266       MA7A       15.0       DMACOUNT<31:16>         3274       USB       31:16       —       DMACOUNT<15:0>         3274       USB       31:16       — <t< td=""><td></td><td></td><td></td><td colspan="10"></td><td></td></t<>   |   |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       |            |           |       |        |      |
| USB         31:16   | 3268  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      | 0000       |         |          |       |            |           |       |        |      |
| 326C       DMA7N       15.0       DMACOUNT<15.0>         3274       USB<br>DMA8C       31:16       - </td <td></td> <td></td> <td></td> <td colspan="13"></td> <td></td>  |   |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       |            |           |       |        |      |
| JSR         Jife         - <td>326C</td> <td></td> <td></td> <td colspan="12"></td>   | 326C  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       |            |           |       |        |      |
| 3274     DMA8C     15.0     -     -     -     -     DMABRSTM<1:0.>     DMAER     DMAER     DMAEP       3278     USB     3116     -     -     -     DMABRSTM<1:0.>     DMAADDR-31:16-       3278     USB     3116     -     -     -     DMAADDR-31:16-       3278     USB     3116     -     -     DMAADDR-31:16-       3276     USB     3116     -     -     -     -       3277     DMASN     15.0     -     -     -     -       3284     3116     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -     -     -     -       3304     USB     3116     -     -     -     -     -  |   |                  |           | _     | _     | L _   | _     | _     | _     | _        |      |             | -      | _         | _    | _          | _       | L _      | _     | 0000       |           |       |        |      |
| 3278       USB<br>DMA8A       31:16       DMAADDR<31:16>         3277       USB<br>DMA8N       31:16       DMACOUNT<31:16>         3277       USB<br>DMA8N       31:16       OMACOUNT<31:16>         3278       USB<br>DMA8N       31:16       OMACOUNT<31:16>         3304       USB<br>E1RPC       31:16       —       OMACOUNT<31:16>         3308       USB<br>E1RPC       31:16       —       —       —         3308       USB<br>E2RPC       31:16       —       —       —         3310       USB<br>E4RPC       31:16       —       —         3314       USB<br>E5RPC       31:16       —       —         3314       USB<br>E5RPC       31:16       —       —         3314       USB<br>E5RPC       31:16  | 3274  |                  |           |       |       |       |       |       |       | STM<1:0> |      |             | DMA    | EP<3:0>   |      |            |         | DMADIR   |       |            |           |       |        |      |
| 3278         DMA&A         15.0         DMAADR <15.0>           327C         USB<br>DMAN         31:16         DMACOUNT<31:16>           3304         USB<br>E1RPC         31:16         —         —         DMACOUNT<31:16>           JMAAN         15:0           JMARA         JMACOUNT<15:0>           JMACOUNT<15:0>           ROPKTCNT<15:0>           ROPKTCNT<15:0>           ROPKTCNT<15:0>           ROPKTCNT<15:0>           SUBB<br>E3RPC         JII6         —         —         —         MAC           JII6         —         —         —         MAC           JII6         —         —         MAC         JIIE           JIIE         JIIE         JIIE           JIIE         JIIE           JIIE         JIIE           JIIE         JIIE           JIIE <th colspan="4" j<="" td=""><td></td><td>LICP</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DIVINE</td><td>511111102</td><td>1</td><td>ADDR&lt;31.16</td><td></td><td>EI 30.02</td><td></td><td>DIVI/ (IE</td><td>DIMINIODE</td><td>Dimit</td><td>DIWALI</td><td>0000</td></th>   | <td></td> <td>LICP</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>DIVINE</td> <td>511111102</td> <td>1</td> <td>ADDR&lt;31.16</td> <td></td> <td>EI 30.02</td> <td></td> <td>DIVI/ (IE</td> <td>DIMINIODE</td> <td>Dimit</td> <td>DIWALI</td> <td>0000</td> |                  |           |       |       | LICP  |       |       |       |          |      |             | DIVINE | 511111102 | 1    | ADDR<31.16 |         | EI 30.02 |       | DIVI/ (IE  | DIMINIODE | Dimit | DIWALI | 0000 |
| 327C         USB<br>DMA8N         3116  | 3278  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       | 0000       |           |       |        |      |
| 327C         DMAN         15:0         DMACOUNT<15:0>           3304         USB<br>E1RPC         31:16         -   |   | LISB             |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       | 0000       |           |       |        |      |
| 3304     USB<br>E1RPC     31:16     - <td>327C</td> <td></td> <td>0000</td>   | 327C  |                  |           |       |       |       |       |       |       |          |      |             |        |           |      |            |         |          |       | 0000       |           |       |        |      |
| 3344       E1RPC       15:0       RQPKTCNT<15:0>         3308       USB<br>E2RPC       31:16       -  |   | USB              | 31:16     | _     | _     | _     | _     | _     | _     | _        |      | _           |        | _         | _    | _          | _       | _        | _     | 0000       |           |       |        |      |
| 3308       E2RPC       15:0       RQPKTCNT<15:0>         3300       USB<br>E3RPC       31:16       -  | 3304  |                  | 15:0      |       |       |       |       |       |       |          | RQP  | KTCNT<15:0  | >      |           |      |            |         |          |       | 0000       |           |       |        |      |
| 3306       E2RPC       15:0       RQPKTCNT<15:0>         3306       USB<br>E3RPC       31:16       -  | 0000  | USB              | 31:16     | _     | —     | -     | —     | —     | —     | —        | —    | —           | —      | -         | _    | _          | —       | _        | —     | 0000       |           |       |        |      |
| 3300       E3RPC       15:0       RQPKTCNT<15:0>         3310       USB<br>E4RPC       31:16       -  | 3308  |                  | 15:0      |       |       | •     |       |       |       |          | RQP  | KTCNT<15:0  | >      | •         |      | •          |         |          |       | 0000       |           |       |        |      |
| ESRPC       15:0       RQPKTCNT<15:0>         3310       USB<br>E4RPC       31:6       -  | 3300  |                  | 31:16     | _     | _     | _     | _     | _     | _     | _        | _    | _           | —      | —         | -    | _          | —       | _        | _     | 0000       |           |       |        |      |
| 3310       E4RPC       15:0       RQPKTCNT<15:0>         3314       USB<br>E5RPC       31:16       -  | 3300  | E3RPC            | 15:0      |       |       |       |       |       |       |          | RQP  | KTCNT<15:0  | >      |           |      |            |         |          |       | 0000       |           |       |        |      |
| EARC       15:0       RQPKICN1       CN1  | 3310  |                  | 31:16     | _     | _     | -     | —     | —     | _     | _        | _    | _           | —      | _         | -    | -          | _       | -        | _     | 0000       |           |       |        |      |
| 3314     ESRPC     15:0     RQPKTCNT<15:0>       3318     USB EGRPC     31:16     - <td< td=""><td>5510</td><td>E4RPC</td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>RQP</td><td>KTCNT&lt;15:0</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></td<>  | 5510  | E4RPC            | 15:0      |       |       |       |       |       |       |          | RQP  | KTCNT<15:0  | >      |           |      |            |         |          |       | 0000       |           |       |        |      |
| ESRPC       15:0       RQPKTCNT<15:0>         3318       USB<br>E6RPC       31:16       -   | 3314  |                  |           | —     | —     | -     | —     | —     | —     | —        |      | _           |        | -         | -    | -          | —       | -        | —     | 0000       |           |       |        |      |
| 3318     E6RPC     15:0     RQPKTCNT<15:0>       331C     USB     31:16     - <td>5014</td> <td>E5RPC</td> <td></td> <td colspan="8"></td> <td>0000</td>  | 5014  | E5RPC            |           |       |       |       |       |       |       |          |      | 0000        |        |           |      |            |         |          |       |            |           |       |        |      |
| EDRPC     15:0     RQPKTCNT<15:0>       331(0     USB     31:16     - <td>3318</td> <td></td> <td></td> <td colspan="9"></td> <td>0000</td>   | 3318  |                  |           |       |       |       |       |       |       |          |      |             | 0000   |           |      |            |         |          |       |            |           |       |        |      |
|   |   | E6RPC            |           |       |       |       |       |       |       |          | RQP  | KTCNT<15:0  |        |           | 1    |            |         |          |       | 0000       |           |       |        |      |
| E/KPC 15:0 RQPKTCNT<15:0>   | 331C  |                  |           | —     | —     | -     | —     | —     | —     | —        | —    | —           |        | —         | -    | -          | —       | -        | —     | 0000       |           |       |        |      |
| Legend: x = unknown value on Reset; = unimplemented, read as '0'. Reset values are shown in hexadecimal.  |   | E/RPC            | 1 1       |       |       |       |       |       |       |          |      | KTCNT<15:0  | >      |           |      |            |         |          |       | 0000       |           |       |        |      |

Note

1: 2: 3: Device mode.

Host mode.

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0). Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7). 4:

### TABLE 12-11: PORTE REGISTER MAP FOR 64-PIN DEVICES ONLY

| ess                         |                                 |           |       |       |       |       |       |       |      | E    | Bits         |              |              |              |              |              |              |              |               |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| Virtual Address<br>(BF86_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7         | 22/6         | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         | All<br>Resets |
| 0400                        | ANSELE                          | 31:16     | —     | —     | _     | _     | —     |       | —    | —    |              | —            | _            | _            | —            | —            | —            | —            | 0000          |
| 0400                        | ANGELE                          | 15:0      |       | -     |       | -     | _     |       | —    | —    | ANSE7        | ANSE6        | ANSE5        | ANSE4        | —            | —            | —            | —            | 00F0          |
| 0410                        | TRISE                           | 31:16     | -     | -     | _     | -     | _     | _     | _    | _    | _            | —            | -            | -            | _            | _            | _            | _            | 0000          |
| 0410                        | TRISE                           | 15:0      | -     | -     | _     |       | _     |       | _    | _    | TRISE7       | TRISE6       | TRISE5       | TRISE4       | TRISE3       | TRISE2       | TRISE1       | TRISE0       | 00FF          |
| 0420                        | PORTE                           | 31:16     |       |       | _     |       | _     |       | _    | _    |              | _            |              |              | -            | _            | _            | _            | 0000          |
| 0420                        | PORTE                           | 15:0      |       |       | _     | —     | _     | —     | —    | —    | RE7          | RE6          | RE5          | RE4          | RE3          | RE2          | RE1          | RE0          | xxxx          |
| 0430                        | LATE                            | 31:16     |       |       | _     |       | _     |       | _    | _    |              | _            |              |              | -            | _            | _            | _            | 0000          |
| 0430                        |                                 | 15:0      | -     | -     | -     |       | _     |       | -    | _    | LATE7        | LATE6        | LATE5        | LATE4        | LATE3        | LATE2        | LATE1        | LATE0        | xxxx          |
| 0440                        | ODCE                            | 31:16     | -     | -     | -     |       | _     |       | -    | _    | _            | _            |              |              | _            | _            | _            | -            | 0000          |
| 0440                        |                                 | 15:0      | -     | -     | -     |       | _     |       | -    | _    | ODCE7        | ODCE6        | ODCE5        | ODCE4        | ODCE3        | ODCE2        | ODCE1        | ODCE0        | 0000          |
| 0450                        | CNPUE                           | 31:16     | _     | _     | _     |       | —     |       | _    | _    | _            | -            |              |              | _            |              | _            | -            | 0000          |
| 0430                        |                                 | 15:0      | —     | —     | —     | —     | —     | -     | —    | —    | CNPUE7       | CNPUE6       | CNPUE5       | CNPUE4       | CNPUE3       | CNPUE2       | CNPUE1       | CNPUE0       | 0000          |
| 0460                        | CNPDE                           | 31:16     | —     | —     | —     | —     | —     | -     | —    | —    | —            | —            | _            | _            | —            | _            | —            | —            | 0000          |
| 0400                        |                                 | 15:0      | —     | —     | —     | —     | —     | -     | —    | —    | CNPDE7       | CNPDE6       | CNPDE5       | CNPDE4       | CNPDE3       | CNPDE2       | CNPDE1       | CNPDE0       | 0000          |
| 0470                        | CNCONE                          | 31:16     | —     | —     | —     | —     | —     | -     | —    | —    | —            | —            | _            | _            | —            | _            | —            | —            | 0000          |
| 0470                        | CINCOINE                        | 15:0      | ON    | —     | SIDL  | —     | —     | -     | —    | —    | —            | —            | _            | _            | —            | _            | —            | —            | 0000          |
| 0480                        | CNENE                           | 31:16     | —     | —     | —     | —     | —     | -     | —    | —    | —            | —            | _            | _            | —            | _            | —            | —            | 0000          |
| 0400                        | CINEME                          | 15:0      | —     | —     | —     | —     | —     | -     | —    | —    | CNIEE7       | CNIEE6       | CNIEE5       | CNIEE4       | CNIEE3       | CNIEE2       | CNIEE1       | CNIEE0       | 0000          |
|                             |                                 | 31:16     | _     | _     | _     |       | —     |       | —    | —    | —            | -            |              | 1            | —            | —            | —            | —            | 0000          |
| 0490                        | CNSTATE                         | 15:0      | _     | _     | _     | -     | _     | _     | _    | _    | CN<br>STATE7 | CN<br>STATE6 | CN<br>STATE5 | CN<br>STATE4 | CN<br>STATE3 | CN<br>STATE2 | CN<br>STATE1 | CN<br>STATE0 | 0000          |

Legend: x = Unknown value on Reset; -- = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24        | U-0               | U-0               | U-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |
| 31:24        |                   | —                 | —                 | RXBUFELM<4:0>     |                   |                   |                  |                  |  |  |  |
| 00.40        | U-0               | U-0               | U-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |
| 23:16        | —                 | —                 | —                 |                   | Tک                | (BUFELM<4:(       | )>               |                  |  |  |  |
| 45.0         | U-0               | U-0               | U-0               | R/C-0, HS         | R-0               | U-0               | U-0              | R-0              |  |  |  |
| 15:8         | —                 | —                 | —                 | FRMERR            | SPIBUSY           | _                 | _                | SPITUR           |  |  |  |
| 7.0          | R-0               | R/W-0             | R-0               | U-0               | R-1               | U-0               | R-0              | R-0              |  |  |  |
| 7:0          | SRMT              | SPIROV            | SPIRBE            |                   | SPITBE            |                   | SPITBF           | SPIRBF           |  |  |  |

### REGISTER 19-3: SPIxSTAT: SPI STATUS REGISTER

| Legend:           | C = Clearable bit | HS = Set in hardware |                    |
|-------------------|-------------------|----------------------|--------------------|
| R = Readable bit  | W = Writable bit  | U = Unimplemented b  | it, read as '0'    |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared | x = Bit is unknown |

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 FRMERR: SPI Frame Error status bit
  - 1 = Frame error detected
  - 0 = No Frame error detected
  - This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPI Activity Status bit
  - 1 = SPI peripheral is currently busy with some transactions
  - 0 = SPI peripheral is currently idle
- bit 10-9 Unimplemented: Read as '0'
- bit 8 **SPITUR:** Transmit Under Run bit
  - 1 = Transmit buffer has encountered an underrun condition
  - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
  - 1 = When SPI module shift register is empty
  - 0 = When SPI module shift register is not empty
- bit 6 **SPIROV:** Receive Overflow Flag bit
  - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
  - 0 = No overflow has occurred

This bit is set in hardware; can only be cleared (= 0) in software.

- bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)
  - 1 = RX FIFO is empty (CRPTR = SWPTR)
  - 0 = RX FIFO is not empty (CRPTR  $\neq$  SWPTR)
- bit 4 Unimplemented: Read as '0'

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |
| 31:24        |                   | _                 | _                 | —                 | _                 | -                 | _                | —                |  |  |  |
| 00.40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |  |  |
| 23:16        | —                 | _                 | _                 | —                 | —                 | —                 | _                | —                |  |  |  |
| 45.0         | U-0               | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 15:8         | —                 | _                 | _                 | _                 | DEVSE             | EL<1:0>           | MODEBY           | TES<1:0>         |  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 7:0          | MODECODE<7:0>     |                   |                   |                   |                   |                   |                  |                  |  |  |  |

### REGISTER 20-2: SQI1XCON2: SQI XIP CONTROL REGISTER 2

### Legend:

| 0                 |                  |                                    |                    |  |  |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |                    |  |  |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               | x = Bit is unknown |  |  |

### bit 31-12 Unimplemented: Read as '0'

### bit 11-10 **DEVSEL<1:0>:** Device Select bits

- 11 = Reserved
- 10 = Reserved
- 01 = Device 1 is selected
- 00 = Device 0 is selected

### bit 9-8 MODEBYTES<1:0>: Mode Byte Cycle Enable bits

- 11 = Three cycles
- 10 = Two cycles
- 01 = One cycle
- 00 = Zero cycles

### bit 7-0 MODECODE<7:0>: Mode Code Value bits

These bits contain the 8-bit code value for the mode bits.

## 21.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note: This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS60001116), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The I<sup>2</sup>C module provides complete hardware support for both Slave and Multi-Master modes of the I<sup>2</sup>C serial communication standard.

Each I<sup>2</sup>C module has a 2-pin interface:

- SCLx pin is clock
- SDAx pin is data

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and arbitrates accordingly
- Provides support for address bit masking
- SMBus support

Figure 21-1 illustrates the I<sup>2</sup>C module block diagram.

| Bit<br>Range        | Bit         Bit         Bit         Bit           31/23/15/7         30/22/14/6         29/21/13/5         28/20/12/4         27/19/11/3         2  |   |                               |                 |                 | Bit<br>26/18/10/2  | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |
|---------------------|---|---|-------------------------------|-----------------|-----------------|--------------------|------------------|------------------|--|--|
| 31-24               | DESC_EN   | _   | CF                            | RY_MODE<2:      | /_MODE<2:0> — - |                    |                  |                  |  |  |
| 23-16               | SA_<br>FETCH_EN     —     LAST_BD     LIFM     PKT_<br>INT_EN     CBD_<br>INT_EN  |   |                               |                 |                 |                    |                  |                  |  |  |
| 15-8                |   |   |                               | BD_BUFL         | EN<15:8>        |                    |                  |                  |  |  |
| 7-0                 |   |   |                               | BD_BUFL         | EN<7:0>         |                    |                  |                  |  |  |
| bit 31              | <b>DESC_EN</b> : Descriptor Enable<br>1 = The descriptor is owned by hardware. After processing the BD, hardware resets this bit to '0'.<br>0 = The descriptor is owned by software   |   |                               |                 |                 |                    |                  |                  |  |  |
| bit 30<br>bit 29-27 | -   | nted: Must be   |                               |                 |                 |                    |                  |                  |  |  |
|                     | <pre>7 CRY_MODE&lt;2:0&gt;: Crypto Mode<br/>111 = Reserved<br/>110 = Reserved<br/>101 = Reserved<br/>100 = Reserved<br/>011 = CEK operation<br/>010 = KEK operation<br/>001 = Preboot authentication<br/>000 = Normal operation</pre>   |   |                               |                 |                 |                    |                  |                  |  |  |
| bit 22              | 1 = Fetch SA  | _ <b>EN:</b> Fetch Se<br>A from the SA p<br>ent fetched SA            | oointer. This b               | oit needs to be |                 | ,                  | acket.           |                  |  |  |
| bit 21-20           | Unimpleme   | nted: Must be   | written as '0'                |                 |                 |                    |                  |                  |  |  |
| bit 19              | 1 = Last Buf<br>0 = More Bu   | ast Buffer Des<br>fer Descriptor i<br>ffer Descriptor<br>BD, the CEBI | n the chain<br>s in the chain |                 | ddress in CE    | BDPADDR.           |                  |                  |  |  |
| bit 18              | After the last BD, the CEBDADDR goes to the base address in CEBDPADDR.<br><b>LIFM:</b> Last In Frame<br>In case of Receive Packets (from H/W-> Host), this field is filled by the Hardware to indicate whether the<br>packet goes across multiple buffer descriptors. In case of transmit packets (from Host -> H/W), this field<br>indicates whether this BD is the last in the frame. |   |                               |                 |                 |                    |                  |                  |  |  |
| bit 17              |   | N: Packet Inter<br>interrupt after                                    |                               | ne current bul  | fer descriptor  | r, if it is the en | d of the pack    | et.              |  |  |
| bit 16              | Generate an interrupt after processing the current buffer descriptor, if it is the end of the packet.<br><b>CBD_INT_EN:</b> CBD Interrupt Enable<br>Generate an interrupt after processing the current buffer descriptor.   |   |                               |                 |                 |                    |                  |                  |  |  |
|                     | Generate an   | interrupt after   | processing th                 | he current but  | fer descriptor  |                    |                  |                  |  |  |

### FIGURE 26-3: FORMAT OF BD\_SADDR

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 31-24        |                   |                   |                   | BD_SAADD          | )R<31:24>         |                   |                  |                  |  |  |
| 23-16        |                   | BD_SAADDR<23:16>  |                   |                   |                   |                   |                  |                  |  |  |
| 15-8         |                   |                   |                   | BD_SAAD           | DR<15:8>          |                   |                  |                  |  |  |
| 7-0          |                   | BD_SAADDR<7:0>    |                   |                   |                   |                   |                  |                  |  |  |

bit 31-0 **BD\_SAADDR<31:0>:** Security Association IP Session Address The sessions' SA pointer has the keys and IV values.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4     | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-----------------------|-------------------|-------------------|------------------|------------------|
| 21.24        | R/W-0             | R/W-0             | R/W-0             | R/W-0                 | R/W-0             | U-0               | U-0              | U-0              |
| 31:24        | IVRIE             | WAKIE             | CERRIE            | SERRIE                | RBOVIE            | _                 | —                | —                |
| 23:16        | U-0               | U-0               | U-0               | U-0                   | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23.10        | _                 | _                 | —                 | _                     | MODIE             | CTMRIE            | RBIE             | TBIE             |
| 15.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0                 | R/W-0             | U-0               | U-0              | U-0              |
| 15:8         | IVRIF             | WAKIF             | CERRIF            | SERRIF <sup>(1)</sup> | RBOVIF            | _                 | —                | —                |
| 7:0          | U-0               | U-0               | U-0               | U-0                   | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7.0          |                   | _                 | _                 | _                     | MODIF             | CTMRIF            | RBIF             | TBIF             |

### **REGISTER 29-3: CIINT: CAN INTERRUPT REGISTER**

### Legend:

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
|-------------------|------------------|--------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

| bit 31    | IVRIE: Invalid Message Received Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled                                       |
|-----------|--|
| bit 30    | WAKIE: CAN Bus Activity Wake-up Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled                                       |
| bit 29    | <b>CERRIE:</b> CAN Bus Error Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled  |
| bit 28    | SERRIE: System Error Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled  |
| bit 27    | <b>RBOVIE:</b> Receive Buffer Overflow Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled                                |
| bit 26-20 | Unimplemented: Read as '0'   |
| bit 19    | <b>MODIE:</b> Mode Change Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled   |
| bit 18    | <b>CTMRIE:</b> CAN Timestamp Timer Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled                                    |
| bit 17    | <b>RBIE:</b> Receive Buffer Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled   |
| bit 16    | <b>TBIE:</b> Transmit Buffer Interrupt Enable bit<br>1 = Interrupt request enabled<br>0 = Interrupt request not enabled  |
| bit 15    | <b>IVRIF:</b> Invalid Message Received Interrupt Flag bit<br>1 = An invalid messages interrupt has occurred<br>0 = An invalid message interrupt has not occurred |
| Note 1:   | This bit can only be cleared by turning the CAN module Off and On by   |

Note 1: This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CiCON<15>).

Table 30-1, Table 30-2, Table 30-3 and Table 30-4 show four interfaces and the associated pins that can be used with the Ethernet Controller.

## TABLE 30-1:MII MODE DEFAULT<br/>INTERFACE SIGNALS<br/>(FMIIEN = 1, FETHIO = 1)

| Pin Name | Description          |  |  |  |  |  |
|----------|----------------------|--|--|--|--|--|
| EMDC     | Management Clock     |  |  |  |  |  |
| EMDIO    | Management I/O       |  |  |  |  |  |
| ETXCLK   | Transmit Clock       |  |  |  |  |  |
| ETXEN    | Transmit Enable      |  |  |  |  |  |
| ETXD0    | Transmit Data        |  |  |  |  |  |
| ETXD1    | Transmit Data        |  |  |  |  |  |
| ETXD2    | Transmit Data        |  |  |  |  |  |
| ETXD3    | Transmit Data        |  |  |  |  |  |
| ETXERR   | Transmit Error       |  |  |  |  |  |
| ERXCLK   | Receive Clock        |  |  |  |  |  |
| ERXDV    | Receive Data Valid   |  |  |  |  |  |
| ERXD0    | Receive Data         |  |  |  |  |  |
| ERXD1    | Receive Data         |  |  |  |  |  |
| ERXD2    | Receive Data         |  |  |  |  |  |
| ERXD3    | Receive Data         |  |  |  |  |  |
| ERXERR   | Receive Error        |  |  |  |  |  |
| ECRS     | Carrier Sense        |  |  |  |  |  |
| ECOL     | Collision Indication |  |  |  |  |  |

# TABLE 30-2:RMII MODE DEFAULT<br/>INTERFACE SIGNALS<br/>(FMIIEN = 0, FETHIO = 1)

| Pin Name | Description                        |  |  |  |  |  |  |
|----------|------------------------------------|--|--|--|--|--|--|
| EMDC     | Management Clock                   |  |  |  |  |  |  |
| EMDIO    | Management I/O                     |  |  |  |  |  |  |
| ETXEN    | Transmit Enable                    |  |  |  |  |  |  |
| ETXD0    | Transmit Data                      |  |  |  |  |  |  |
| ETXD1    | Transmit Data                      |  |  |  |  |  |  |
| EREFCLK  | Reference Clock                    |  |  |  |  |  |  |
| ECRSDV   | Carrier Sense – Receive Data Valid |  |  |  |  |  |  |
| ERXD0    | Receive Data                       |  |  |  |  |  |  |
| ERXD1    | Receive Data                       |  |  |  |  |  |  |
| ERXERR   | Receive Error                      |  |  |  |  |  |  |

**Note:** Ethernet controller pins that are not used by a selected interface can be used by other peripherals.

# TABLE 30-3:MII MODE ALTERNATE<br/>INTERFACE SIGNALS<br/>(FMIIEN = 1, FETHIO = 0)

| Pin Name                                      | Description          |  |  |  |  |  |  |  |
|---|----------------------|--|--|--|--|--|--|--|
| AEMDC   | Management Clock     |  |  |  |  |  |  |  |
| AEMDIO  | Management I/O       |  |  |  |  |  |  |  |
| AETXCLK                                       | Transmit Clock       |  |  |  |  |  |  |  |
| AETXEN  | Transmit Enable      |  |  |  |  |  |  |  |
| AETXD0  | Transmit Data        |  |  |  |  |  |  |  |
| AETXD1  | Transmit Data        |  |  |  |  |  |  |  |
| AETXD2  | Transmit Data        |  |  |  |  |  |  |  |
| AETXD3  | Transmit Data        |  |  |  |  |  |  |  |
| AETXERR                                       | Transmit Error       |  |  |  |  |  |  |  |
| AERXCLK                                       | Receive Clock        |  |  |  |  |  |  |  |
| AERXDV  | Receive Data Valid   |  |  |  |  |  |  |  |
| AERXD0  | Receive Data         |  |  |  |  |  |  |  |
| AERXD1  | Receive Data         |  |  |  |  |  |  |  |
| AERXD2  | Receive Data         |  |  |  |  |  |  |  |
| AERXD3  | Receive Data         |  |  |  |  |  |  |  |
| AERXERR                                       | Receive Error        |  |  |  |  |  |  |  |
| AECRS   | Carrier Sense        |  |  |  |  |  |  |  |
| AECOL   | Collision Indication |  |  |  |  |  |  |  |
| Note: The MII mode Alternate Interface is not |                      |  |  |  |  |  |  |  |

**Note:** The MII mode Alternate Interface is not available on 64-pin devices.

# TABLE 30-4:RMII MODE ALTERNATE<br/>INTERFACE SIGNALS<br/>(FMIIEN = 0, FETHIO = 0)

| Pin Name | Description                        |
|----------|------------------------------------|
| AEMDC    | Management Clock                   |
| AEMDIO   | Management I/O                     |
| AETXEN   | Transmit Enable                    |
| AETXD0   | Transmit Data                      |
| AETXD1   | Transmit Data                      |
| AEREFCLK | Reference Clock                    |
| AECRSDV  | Carrier Sense – Receive Data Valid |
| AERXD0   | Receive Data                       |
| AERXD1   | Receive Data                       |
| AERXERR  | Receive Error                      |

### 32.1 Comparator Voltage Reference Control Registers

### TABLE 32-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

| ess                         |                                 | æ         |       | Bits  |       |       |       |       |      |      |      |       |      |       |      |      |      |      |           |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|-------|------|-------|------|------|------|------|-----------|
| Virtual Address<br>(BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6  | 21/5 | 20/4  | 19/3 | 18/2 | 17/1 | 16/0 | All Reset |
| 0500                        | CVRCON                          | 31:16     | _     | —     | _     | —     | —     | -     | —    | —    | —    | —     | —    | —     | —    | —    | —    | _    | 0000      |
| 0200                        | CVRCON                          | 15:0      | ON    | —     | _     | _     | —     | —     | _    | —    | —    | CVROE | CVRR | CVRSS |      | CVR< | 3:0> |      | 0000      |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

| DC CHARAG        | CTERISTICS                 |         | (unless oth | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |  |  |  |  |  |
|------------------|----------------------------|---------|-------------|---|--|--|--|--|--|
| Parameter<br>No. | Typical <sup>(3)</sup>     | Maximum | Units       | Conditions  |  |  |  |  |  |
| Operating C      | urrent (IDD) <sup>(1</sup> | )       |             |   |  |  |  |  |  |
| DC20             | 8                          | 25      | mA          | 4 MHz (Note 4,5)  |  |  |  |  |  |
| DC21             | 10                         | 30      | mA          | 10 MHz (Note 5)   |  |  |  |  |  |
| DC22             | 32                         | 65      | mA          | 60 MHz (Note 2,4)   |  |  |  |  |  |
| DC23             | 40                         | 75      | mA          | 80 MHz (Note 2,4)   |  |  |  |  |  |
| DC25             | 61                         | 95      | mA          | 130 MHz <b>(Note 2,4)</b>   |  |  |  |  |  |
| DC26             | 72                         | 110     | mA          | 160 MHz (Note 2,4)  |  |  |  |  |  |
| DC28             | 81                         | 120     | mA          | 180 MHz <b>(Note 2,4)</b>   |  |  |  |  |  |
| DC27a            | 92                         | 130     | mA          | 200 MHz (Note 2)  |  |  |  |  |  |
| DC27b            | 78                         | 100     | mA          | 200 MHz (Note 4,5)  |  |  |  |  |  |

### TABLE 37-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
  - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
  - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to two
  - L1 Cache and Prefetch modules are enabled
  - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
  - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to Vss
  - $\overline{\text{MCLR}}$  = VDD
  - CPU executing while(1) statement from Flash
  - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- **5:** Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.

### TABLE 37-14: COMPARATOR SPECIFICATIONS

| DC CHA        | RACTERI | STICS                                 | $\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$ |      |       |       |  |  |  |
|---------------|---------|---------------------------------------|--|------|-------|-------|--|--|--|
| Param.<br>No. | Symbol  | Characteristics                       | Min.   | Тур. | Max.  | Units | Comments   |  |  |
| D300          | VIOFF   | Input Offset Voltage                  | —  | ±10  | —     | mV    | AVDD = VDD,<br>AVSS = VSS  |  |  |
| D301          | VICM    | Input Common Mode Voltage             | 0  | _    | Vdd   | V     | AVDD = VDD,<br>AVss = Vss <b>(Note 2)</b>  |  |  |
| D302          | CMRR    | Common Mode Rejection Ratio           | 55   | —    | —     | dB    | Max VICM = (VDD - 1)V<br>(Note 2)  |  |  |
| D303          | TRESP   | Response Time                         | —  | 150  | —     | ns    | AVDD = VDD,<br>AVSS = VSS <b>(Notes 1,2)</b>   |  |  |
| D304          | ON20V   | Comparator Enabled to Output<br>Valid | _  |      | 10    | μS    | Comparator module is<br>configured before setting<br>the comparator ON bit<br>(Note 2) |  |  |
| D305          | IVref   | Internal Voltage Reference            | 1.194  | 1.2  | 1.206 | V     | —  |  |  |

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

**2:** These parameters are characterized but not tested.


**3:** The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

| DC CHA        | RACTERI | STICS   | $\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$ |      |                    |       |   |  |
|---------------|---------|---|--|------|--------------------|-------|---|--|
| Param.<br>No. | Symbol  | Characteristics   | Min.   | Тур. | Max.               | Units | Comments  |  |
| D312          | TSET    | Internal 4-bit DAC<br>Comparator Reference<br>Settling time | _  |      | 10                 | μs    | See Note 1  |  |
| D313          | DACREFH | CVREF Input Voltage<br>Reference Range                      | AVss   | _    | AVdd               | V     | CVRSRC with CVRSS = 0   |  |
|               |         |   | Vref-  |      | VREF+              | V     | CVRSRC with CVRSS = 1   |  |
| D314          | DVref   | CVREF Programmable<br>Output Range                          | 0  | _    | 0.625 x<br>DACREFH | V     | 0 to 0.625 DACREFH with<br>DACREFH/24 step size                 |  |
|               |         |   | 0.25 x<br>DACREFH  | _    | 0.719 x<br>DACREFH | V     | 0.25 x DACREFH to 0.719<br>DACREFH with DACREFH/32<br>step size |  |
| D315          | DACRES  | Resolution  | —  |      | DACREFH/24         |       | CVRCON <cvrr> = 1</cvrr>  |  |
|               |         |   | —  |      | DACREFH/32         |       | CVRCON <cvrr> = 0</cvrr>  |  |
| D316          | DACACC  | Absolute Accuracy <sup>(2)</sup>                            | —  | _    | 1/4                | LSB   | DACREFH/24,<br>CVRCON <cvrr> = 1</cvrr>                         |  |
|               |         |   | —  |      | 1/2                | LSB   | DACREFH/32,<br>CVRCON <cvrr> = 0</cvrr>                         |  |

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.


2: These parameters are characterized but not tested.

## PIC32MZ Embedded Connectivity (EC) Family




### FIGURE 37-28: EBI PAGE READ TIMING

### FIGURE 37-29: EBI WRITE TIMING



### 144-Lead Plastic Thin Quad Flatpack (PH)-16x16x1mm Body, 2.00 mm Footprint [TQFP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-155B Sheet 1 of 2

### 144-Lead Plastic Thin Quad Flatpack (PH)-16x16x1mm Body, 2.00 mm Footprint [TQFP]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



DETAIL A

|                         | MILLIMETERS |           |      |      |  |
|-------------------------|-------------|-----------|------|------|--|
| Dimensior               | MIN         | NOM       | MAX  |      |  |
| Number of Pins          | Ν           | 144       |      |      |  |
| Lead Pitch              | е           | 0.40 BSC  |      |      |  |
| Overall Height          | Α           | -         | -    | 1.20 |  |
| Molded PackageThickness | A2          | 0.95      | 1.00 | 1.05 |  |
| Standoff                | A1          | 0.05      | -    | 0.15 |  |
| Foot Length             | L           | 0.45      | 0.60 | 0.75 |  |
| Footprint               | L1          | 1.00 REF  |      |      |  |
| Overall Width           | D           | 18.00 BSC |      |      |  |
| Overall Length          | Е           | 18.00 BSC |      |      |  |
| Molded Body Width       | D1          | 16.00 BSC |      |      |  |
| Molded Body Length      | E1          | 16.00 BSC |      |      |  |
| Lead Thickness          | С           | 0.09      | -    | 0.20 |  |
| Lead Width              | b           | 0.13      | -    | 0.23 |  |

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-155B Sheet 2 of 2

### Revision C (July 2014)

The following global updates were incorporated throughout the data sheet:

- All instances of OSCI and OSCO in the pin tables were changed to: OSC1 and OSC2, respectively
- V-Temp Operating Conditions: 180 MHz,  $-40^{\circ}C \le TA \le +105^{\circ}C$  were added
- Operating Conditions voltage range was changed to 2.3V to 3.6V

In addition, the following major updates were made, which are referenced by their respective chapter in Table B-3:

| Section Name  | Update Description  |
|---|---|
| 26.0 "Crypto Engine"                                  | Updated the Crypto Engine Buffer Descriptors (see Table 26-3).                            |
|   | Updated the Security Association Control Word Structure (see Figure 26-10).               |
| 28.0 "Pipelined Analog-to-Digital<br>Converter (ADC)" | Added 28.1 "ADC Configuration Requirements".  |
| 37.0 "Electrical Characteristics"                     | Updated the DC Temperature and Voltage Specifications (see Table 37-4).                   |
|   | Updated parameter DC20 and DC21 in the Operating Current Specifications (see Table 37-6). |
|   | Updated parameter DC30a and DC31a in the Idle Current Specifications (see Table 37-7).    |
|   | Updated the Power-Down Current Specifications (see Table 37-8).                           |
|   | Updated the I/O Pin Input Specifications (see Table 37-9).                                |
|   | Updated the System Timing Requirements (see Table 37-17).                                 |
|   | Updated the Internal FRC Accuracy Specifications (see Table 37-19).                       |
|   | Updated the Internal LPRC Accuracy Specifications (see Table 37-20).                      |
|   | Updated the Internal BFRC Accuracy Specifications (see Table 37-21).                      |
|   | Updated the SQI Timing Requirements (see Table 37-33).                                    |
|   | Updated the ADC1 Module Specifications (see Table 37-37).                                 |
|   | Updated the Analog-to-Digital Conversion Timing Requirements (see Table 37-38).           |
|   | Updated the USB OTG Specification: USB322 (see Table 37-43).                              |

### TABLE B-3: MAJOR SECTION UPDATES