

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecg100t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number						
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					PO	RTD	
RD0	46	71	A48	104	I/O	ST	PORTD is a bidirectional I/O port
RD1	49	76	A52	109	I/O	ST	
RD2	50	77	B42	110	I/O	ST	
RD3	51	78	A53	111	I/O	ST	
RD4	52	81	A56	118	I/O	ST	
RD5	53	82	B46	119	I/O	ST]
RD6	—	—	A57	120	I/O	ST]
RD7	—		B47	121	I/O	ST]
RD9	43	68	B38	97	I/O	ST	
RD10	44	69	A46	98	I/O	ST	
RD11	45	70	B39	99	I/O	ST	
RD12	_	79	B43	112	I/O	ST	
RD13	_	80	A54	113	I/O	ST	
RD14	_	47	B27	69	I/O	ST	
RD15	_	48	A32	70	I/O	ST	
					PO	RTE	·
RE0	58	91	B52	135	I/O	ST	PORTE is a bidirectional I/O port
RE1	61	94	A64	138	I/O	ST]
RE2	62	98	A66	142	I/O	ST	
RE3	63	99	B56	143	I/O	ST]
RE4	64	100	A67	144	I/O	ST	
RE5	1	3	A3	3	I/O	ST	
RE6	2	4	B2	4	I/O	ST	
RE7	3	5	A4	5	I/O	ST	
RE8	—	18	B10	23	I/O	ST	
RE9	—	19	A12	24	I/O	ST	
					PO	RTF	
RF0	56	85	A59	124	I/O	ST	PORTF is a bidirectional I/O port
RF1	57	86	B49	125	I/O	ST	
RF2	_	57	B31	79	I/O	ST]
RF3	38	56	A38	78	I/O	ST]
RF4	41	64	B36	90	I/O	ST	
RF5	42	65	A44	91	I/O	ST]
RF8	—	58	A39	80	I/O	ST	
RF12	- 1	40	B22	58	I/O	ST	1
RF13	- 1	39	A26	57	I/O	ST	1
Legend:		MOS-comp	atible input		-		Analog input D - Power

TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog Input O = Output PPS = Peripheral Pin Select P = Power I = Input

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
				Inte	er-Integr	ated Circui	it 1
SCL1	44	66	B37	95	I/O	ST	I2C1 Synchronous Serial Clock Input/Output
SDA1	43	67	A45	96	I/O	ST	I2C1 Synchronous Serial Data Input/Output
				Inte	er-Integr	ated Circui	it 2
SCL2	—	59	A41	85	I/O	ST	I2C2 Synchronous Serial Clock Input/Output
SDA2	_	60	B34	86	I/O	ST	I2C2 Synchronous Serial Data Input/Output
				Inte	er-Integr	ated Circui	it 3
SCL3	51	58	A39	80	I/O	ST	I2C3 Synchronous Serial Clock Input/Output
SDA3	50	57	B31	79	I/O	ST	I2C3 Synchronous Serial Data Input/Output
				Inte	er-Integr	ated Circui	it 4
SCL4	6	12	B7	16	I/O	ST	I2C4 Synchronous Serial Clock Input/Output
SDA4	5	11	A8	15	I/O	ST	I2C4 Synchronous Serial Data Input/Output
				Inte	er-Integr	ated Circui	it 5
SCL5	42	65	A44	91	I/O	ST	I2C5 Synchronous Serial Clock Input/Output
SDA5	41	64	B36	90	I/O	ST	I2C5 Synchronous Serial Data Input/Output
Legend:	CMOS = C	MOS-comp	atible input	or output	•	Analog =	Analog input P = Power
	ST = Schm	itt Trigger in	put with C	MOS level	S	O = Outpu	ut I = Input

TABLE 1-10: **I2C1 THROUGH I2C5 PINOUT I/O DESCRIPTIONS**

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 1-11: COMPARATOR 1, COMPARATOR 2 AND CVREF PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
				Comp	arator Vo	oltage Refe	rence
CVREF+	16	29	A20	40	Ι	Analog	Comparator Voltage Reference (High) Input
CVREF-	15	28	B15	39	I	Analog	Comparator Voltage Reference (Low) Input
CVREFOUT	23	34	B19	49	0	Analog	Comparator Voltage Reference Output
					Comp	arator 1	
C1INA	11	20	B11	25	Ι	Analog	Comparator 1 Positive Input
C1INB	12	21	A13	26	I	Analog	Comparator 1 Selectable Negative Input
C1INC	5	11	A8	15	I	Analog	
C1IND	4	10	B6	14	I	Analog	
C10UT	PPS	PPS	PPS	PPS	0	—	Comparator 1 Output
					Comp	arator 2	
C2INA	13	22	A14	31	Ι	Analog	Comparator 2 Positive Input
C2INB	14	23	A16	34	I	Analog	Comparator 2 Selectable Negative Input
C2INC	10	16	B9	21	I	Analog	
C2IND	6	12	B7	16	I	Analog	
C2OUT	PPS	PPS	PPS	PPS	0	—	Comparator 2 Output
Legend:	CMOS = CI ST = Schmi	MOS-comp	atible input	or output MOS level	s	Analog = 0	Analog input P = Power ut I = Input

TTL = Transistor-transistor Logic input buffer

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31.24	_	_	_	_	—		DMTO	WDTO
22.16	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23.10	SWNMI	—	—	—	—		CF	WDTS
15.9	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—		—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				NMIC	NT<7:0>			

REGISTER 6-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

Legend:

bit 24

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

- bit 25 **DMTO:** Deadman Timer Time-out Flag bit
 - 1 = DMT time-out has occurred and caused a NMI
 - 0 = DMT time-out has not occurred
 - Setting this bit will cause a DMT NMI event, and NMICNT will begin counting.
 - WDTO: Watchdog Timer Time-Out Flag bit
 - 1 = WDT time-out has occurred and caused a NMI
 - 0 = WDT time-out has not occurred
 - Setting this bit will cause a WDT NMI event, and MNICNT will begin counting.

bit 23 **SWNMI:** Software NMI Trigger.

- 1 = An NMI will be generated
- 0 = An NMI will not be generated

bit 22-18 Unimplemented: Read as '0'

- bit 17 **CF:** Clock Fail Detect bit
 - 1 = FSCM has detected clock failure and caused an NMI
 - 0 = FSCM has not detected clock failure

Setting this bit will cause a a CF NMI event, but will not cause a clock switch to the BFRC.

- bit 16 WDTS: Watchdog Timer Time-out in Sleep Mode Flag bit
 1 = WDT time-out has occurred during Sleep mode and caused a wake-up from sleep
 0 = WDT time-out has not occurred during Sleep mode
 - Setting this bit will cause a WDT NMI.
- bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 **NMICNT<7:0>:** NMI Reset Counter Value bits

- These bits specify the reload value used by the NMI reset counter. 11111111-00000001 = Number of SYSCLK cycles before a device Reset occurs⁽¹⁾ 00000000 = No delay between NMI assertion and device Reset event
- **Note 1:** When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.

Note: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

(1)		IRQ			Interro	upt Bit Location		Persistent
Interrupt Source ⁽¹⁾	XC32 Vector Name	#	Vector #	Flag	Enable	Priority	Sub-priority	Interrupt
ADC1 Data 16	_ADC1_DATA16_VECTOR	75	OFF075<17:1>	IFS2<11>	IEC2<11>	IPC18<28:26>	IPC18<25:24>	Yes
ADC1 Data 17	_ADC1_DATA17_VECTOR	76	OFF076<17:1>	IFS2<12>	IEC2<12>	IPC19<4:2>	IPC19<1:0>	Yes
ADC1 Data 18	_ADC1_DATA18_VECTOR	77	OFF077<17:1>	IFS2<13>	IEC2<13>	IPC19<12:10>	IPC19<9:8>	Yes
ADC1 Data 19 ⁽²⁾	_ADC1_DATA19_VECTOR	78	OFF078<17:1>	IFS2<14>	IEC2<14>	IPC19<20:18>	IPC19<17:16>	Yes
ADC1 Data 20 ⁽²⁾	_ADC1_DATA20_VECTOR	79	OFF079<17:1>	IFS2<15>	IEC2<15>	IPC19<28:26>	IPC19<25:24>	Yes
ADC1 Data 21 ⁽²⁾	_ADC1_DATA21_VECTOR	80	OFF080<17:1>	IFS2<16>	IEC2<16>	IPC20<4:2>	IPC20<1:0>	Yes
ADC1 Data 22 ⁽²⁾	_ADC1_DATA22_VECTOR	81	OFF081<17:1>	IFS2<17>	IEC2<17>	IPC20<12:10>	IPC20<9:8>	Yes
ADC1 Data 23 ⁽²⁾	_ADC1_DATA23_VECTOR	82	OFF082<17:1>	IFS2<18>	IEC2<18>	IPC20<20:18>	IPC20<17:16>	Yes
ADC1 Data 24 ⁽²⁾	_ADC1_DATA24_VECTOR	83	OFF083<17:1>	IFS2<19>	IEC2<19>	IPC20<28:26>	IPC20<25:24>	Yes
ADC1 Data 25 ⁽²⁾	_ADC1_DATA25_VECTOR	84	OFF084<17:1>	IFS2<20>	IEC2<20>	IPC21<4:2>	IPC21<1:0>	Yes
ADC1 Data 26 ⁽²⁾	_ADC1_DATA26_VECTOR	85	OFF085<17:1>	IFS2<21>	IEC2<21>	IPC21<12:10>	IPC21<9:8>	Yes
ADC1 Data 27 ⁽²⁾	_ADC1_DATA27_VECTOR	86	OFF086<17:1>	IFS2<22>	IEC2<22>	IPC21<20:18>	IPC21<17:16>	Yes
ADC1 Data 28 ⁽²⁾	_ADC1_DATA28_VECTOR	87	OFF087<17:1>	IFS2<23>	IEC2<23>	IPC21<28:26>	IPC21<25:24>	Yes
ADC1 Data 29 ⁽²⁾	_ADC1_DATA29_VECTOR	88	OFF088<17:1>	IFS2<24>	IEC2<24>	IPC22<4:2>	IPC22<1:0>	Yes
ADC1 Data 30 ⁽²⁾	_ADC1_DATA30_VECTOR	89	OFF089<17:1>	IFS2<25>	IEC2<25>	IPC22<12:10>	IPC22<9:8>	Yes
ADC1 Data 31 ⁽²⁾	_ADC1_DATA31_VECTOR	90	OFF090<17:1>	IFS2<26>	IEC2<26>	IPC22<20:18>	IPC22<17:16>	Yes
ADC1 Data 32 ⁽²⁾	_ADC1_DATA32_VECTOR	91	OFF091<17:1>	IFS2<27>	IEC2<27>	IPC22<28:26>	IPC22<25:24>	Yes
ADC1 Data 33 ⁽²⁾	_ADC1_DATA33_VECTOR	92	OFF092<17:1>	IFS2<28>	IEC2<28>	IPC23<4:2>	IPC23<1:0>	Yes
ADC1 Data 34 ⁽²⁾	_ADC1_DATA34_VECTOR	93	OFF093<17:1>	IFS2<29>	IEC2<29>	IPC23<12:10>	IPC23<9:8>	Yes
ADC1 Data 35 ^(2,3)	_ADC1_DATA35_VECTOR	94	OFF094<17:1>	IFS2<30>	IEC2<30>	IPC23<20:18>	IPC23<17:16>	Yes
ADC1 Data 36 ^(2,3)	_ADC1_DATA36_VECTOR	95	OFF095<17:1>	IFS2<31>	IEC2<31>	IPC23<28:26>	IPC23<25:24>	Yes
ADC1 Data 37 ^(2,3)	_ADC1_DATA37_VECTOR	96	OFF096<17:1>	IFS3<0>	IEC3<0>	IPC24<4:2>	IPC24<1:0>	Yes
ADC1 Data 38 ^(2,3)	_ADC1_DATA38_VECTOR	97	OFF097<17:1>	IFS3<1>	IEC3<1>	IPC24<12:10>	IPC24<9:8>	Yes
ADC1 Data 39 ^(2,3)	_ADC1_DATA39_VECTOR	98	OFF098<17:1>	IFS3<2>	IEC3<2>	IPC24<20:18>	IPC24<17:16>	Yes
ADC1 Data 40 ^(2,3)	_ADC1_DATA40_VECTOR	99	OFF099<17:1>	IFS3<3>	IEC3<3>	IPC24<28:26>	IPC24<25:24>	Yes
ADC1 Data 41 ^(2,3)	_ADC1_DATA41_VECTOR	100	OFF100<17:1>	IFS3<4>	IEC3<4>	IPC25<4:2>	IPC25<1:0>	Yes
ADC1 Data 42 ^(2,3)	ADC1 DATA42 VECTOR	101	OFF101<17:1>	IFS3<5>	IEC3<5>	IPC25<12:10>	IPC25<9:8>	Yes

TABLE 7-2: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EC Family Features" for the list of available peripherals.

2: This interrupt source is not available on 64-pin devices.

3: This interrupt source is not available on 100-pin devices.

4: This interrupt source is not available on 124-pin devices.

		Clock Source													
Peripheral	FRC	LPRC	sosc	SYSCLK	NSBCLK	PBCLK1 ⁽¹⁾	PBCLK2	PBCLK3	PBCLK4	PBCLK5	PBCLK7	PBCLK8	REFCLK01	REFCLK02	REFCLK03
CPU											Х				
WDT		Х				χ(2)									
Deadman Timer						X ⁽²⁾					Х				
Flash	χ ⁽²⁾			X ⁽²⁾		χ ⁽²⁾									
ADC	Х			Х				χ(3)							Х
Comparator								Х							
Crypto										Х					
RNG										Х					
USB					Х					X ⁽³⁾					
CAN										Х					
Ethernet										X ⁽³⁾					
PMP							Х								
I ² C							Х								
UART							Х								
RTCC		Х	Х			χ(2)									
EBI												Х			
SQI										X ⁽³⁾				Х	
SPI							Х						Х		
Timers			X ⁽⁴⁾					Х							
Output Compare								Х							
Input Capture								Х							
Ports									Х						
DMA				Х											
Interrupts				Х											
Prefetch				Х											
OSC2 Pin						X ⁽⁵⁾									

TABLE 8-1: SYSTEM AND PERIPHERAL CLOCK DISTRIBUTION

Note 1: PBCLK1 is used by system modules and cannot be turned off.

2: SYSCLK/PBCLK1 is used to fetch data from/to the Flash Controller, while the FRC clock is used for programming.

- **3:** Special Function Register (SFR) access only.
- 4: Timer1 only.
- 5: PBCLK1 divided by 2 is available on the OSC2 pin in certain clock modes.

8.1 Fail-Safe Clock Monitor (FSCM)

The PIC32MZ EC oscillator system includes a Fail-safe Clock Monitor (FSCM). The FSCM monitors the SYSCLK for continuous operation. If it detects that the SYSCLK has failed, it switches the SYSCLK over to the BFRC oscillator and triggers a NMI. The BFRC is an untuned 8 MHz oscillator that will drive the SYSCLK during FSCM event. When the NMI is executed, software can attempt to restart the main oscillator or shut down the system.

In Sleep mode both the SYSCLK and the FSCM halt, which prevents FSCM detection.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	—	DEVSEL<1:0>		MODEBY	TES<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MODECO	DE<7:0>			

REGISTER 20-2: SQI1XCON2: SQI XIP CONTROL REGISTER 2

Legend:

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11-10 **DEVSEL<1:0>:** Device Select bits

- 11 = Reserved
- 10 = Reserved
- 01 = Device 1 is selected
- 00 = Device 0 is selected

bit 9-8 MODEBYTES<1:0>: Mode Byte Cycle Enable bits

- 11 = Three cycles
- 10 = Two cycles
- 01 = One cycle
- 00 = Zero cycles

bit 7-0 MODECODE<7:0>: Mode Code Value bits

These bits contain the 8-bit code value for the mode bits.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				POLLCON	N<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				POLLCO	N<7:0>			

REGISTER 20-18: SQI1BDPOLLCON: SQI BUFFER DESCRIPTOR POLL CONTROL REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **POLLCON<15:0>:** Buffer Descriptor Processor Poll Status bits These bits indicate the number of cycles the BDP block would wait before refetching the descriptor control word if the previous descriptor fetched was disabled.

REGISTER 20-19: SQI1BDTXDSTAT: SQI BUFFER DESCRIPTOR DMA TRANSMIT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0			
31:24	—	—	—			_					
00.40	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x			
23:16	—	—	—		TXBUFCNT<4:0>						
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	—	—	—	—	—	—	—			
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
7:0				TXCURBUF	LEN<7:0>						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-25 **TXSTATE<3:0>:** Current DMA Transmit State Status bits These bits provide information on the current DMA receive states.

bit 24-21 Unimplemented: Read as '0'

bit 20-16 **TXBUFCNT<4:0>:** DMA Buffer Byte Count Status bits

These bits provide information on the internal FIFO space.

bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 **TXCURBUFLEN<7:0>:** Current DMA Transmit Buffer Length Status bits These bits provide the length of the current DMA transmit buffer.

25.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Lowpower optimization provides extended battery lifetime while keeping track of time. The following are key features of the RTCC module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- Calibrates up to 260 ppm of crystal error
- Uses external 32.768 kHz crystal or 32 kHz internal oscillator
- Alarm pulse, seconds clock, or internal clock output on RTCC pin



© 2013-2016 Microchip Technology Inc.

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
SA_ENCIV1	31:24				ENCIV<31	:24>							
	23:16		ENCIV<23:16>										
	15:8		ENCIV<15:8>										
	7:0		ENCIV<7:0>										
SA_ENCIV2	31:24				ENCIV<31	:24>							
	23:16		ENCIV<23:16>										
	15:8		ENCIV<15:8>										
	7:0		ENCIV<7:0>										
SA_ENCIV3	31:24		ENCIV<31:24>										
	23:16	ENCIV<23:16>											
	15:8		ENCIV<15:8>										
	7:0	ENCIV<7:0>											
SA_ENCIV4	31:24				ENCIV<31	:24>							
	23:16				ENCIV<23	3:16>							
	15:8				ENCIV<1	5:8>							
	7:0				ENCIV<7	/:0>							

TABLE 26-4: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE (CONTINUED)

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

sse										Bits									
Virtual Addre (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
B048	AD1CMPEN5	31:16	CMPE31	CMPE30	CMPE29	CMPE28	CMPE27	CMPE26	CMPE25	CMPE24	CMPE23	CMPE22	CMPE21	CMPE20	CMPE19	CMPE18	CMPE17	CMPE16	0000
2010	2.10	15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000
B04C	AD1CMP5	31:16								ADCMPHI<15:	0>								0000
		15:0							/	ADCMPLO<15	:0>								0000
B050	AD1CMPEN6	31:16	CMPE31	CMPE30	CMPE29	CMPE28	CMPE27	CMPE26	CMPE25	CMPE24	CMPE23	CMPE22	CMPE21	CMPE20	CMPE19	CMPE18	CMPE17	CMPE16	0000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9			CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000
B054	AD1CMP6	15.0									0> ·0>								0000
		31.16			_			0			.0>	_			CHNU	D-5.0>			0000
B058	AD1FLTR1	15.0		_			JVRSAIVI <z:< td=""><td>0></td><td></td><td></td><td>.0></td><td></td><td></td><td></td><td>CHINE</td><td>D<3.02</td><td></td><td></td><td>0000</td></z:<>	0>			.0>				CHINE	D<3.02			0000
		31.16	AFFN	_	- OVRSAM<2'0> AFGIEN AFRDY - CHNLID<5:0> 0						0000								
B05C	AD1FLTR2	15:0	7.1 2.1		FLTRDATA<15:0> 00						0000								
		31:16	AFEN	_	_)/RSAM-2.	05	AFGIEN	AFRDY	_	_			CHNLI	D<5:0>			0000
B060	AD1FLTR3	15:0			FLTRDATA<15:0>							0000							
		31:16	AFEN		- OVRSAM=2:0> AFGIEN AFRDY CHNLID<5:0>							0000							
B064	AD1FLTR4	15:0			FLTRDATA<15:0>							0000							
		31:16	AFEN	_	_	(OVRSAM<2:	0>	AFGIEN	AFRDY	_	_			CHNLI	D<5:0>			0000
B068	AD1FLTR5	15:0							I 	LTRDATA<15	:0>								0000
		31:16	AFEN		_	(OVRSAM<2:	0>	AFGIEN	AFRDY	_	_			CHNLI	D<5:0>			0000
B06C	AD1FLIR6	15:0							ŀ	LTRDATA<15	:0>								0000
P070		31:16	—	_	—			TRGSRC3<	4:0>		—	—	—		TR	GSRC2<4	:0>		0000
Б070	ADTIKGT	15:0	_	_	_			TRGSRC1<	4:0>		_	_	_		TR	GSRC0<4	:0>		0000
B074	AD1TRG2	31:16	—					TRGSRC7<	4:0>		—	—	—		TR	GSRC6<4	:0>		0000
5014	7.B 111(02	15:0	—	—	—			TRGSRC5<	4:0>		—	—	—		TR	GSRC4<4	:0>		0000
B078	AD1TRG3	31:16	-	—	-			TRGSRC11	<4:0>		—	—	—		TR	GSRC10<	4:0>		0000
		15:0	_	—		_		TRGSRC9<	4:0>			—	—		TR	GSRC8<4	:0>		0000
B090	AD1CMPCON1	31:16	_	—	_	_	—	-	—	_	—	—	—	—	—	—	—	—	0000
		15:0						AINID<4:0	0>		ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
B094	AD1CMPCON2	31:16	_	_	_	_	-		-	_									0000
		15:0				_		AINID<4:0	0>		ENDCIMP	DCMPGIEN	DCIVIPED	IEBIWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
B098	AD1CMPCON3	15.0							0>	_									0000
		31.16					_			_									0000
B09C	AD1CMPCON4	15.0	_	_				AINID<4	0>		ENDCMP	DCMPGIEN	DCMPED	IFBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
		31:16	_	_	_		_			_			_	_		_	_		0000
B0A0	AD1CMPCON5	15:0	_	_	_			AINID<4:	0>		ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
Do to i		31:16	_	_	_	_	_	_	_	_	_	—	_	—	—	_	_	_	0000
B0A4	AD1CMPCON6	15:0	—	_	_			AINID<4:	0>		ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000
Leaen	id: x = unkn	own va	lue on Rese	et: — = unim	plemented, re	ad as '0'. R	eset values a	are shown in	hexadecimal									L	

PIC32MZ Embedded Connectivity (EC) Family

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HS			
31.24	AFEN	—	—	C	VRSAM<2:0	AFGIEN	AFRDY				
22.46	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10		— — CHNLID<5:0>									
15.0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC								
15.0	FLTRDATA<15:8>										
7:0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC								
				FLTRDA	TA<7:0>						

REGISTER 28-14: AD1FLTRn: ADC1 FILTER REGISTER 'n' ('n' = 1, 2, 3, 4, 5, OR 6)

Legend:	HS = Hardware Set	HC = Hardware Cleared					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31 AFEN: Oversampling Filter Enable bit

- 1 = Oversampling filter is enabled
- 0 = Oversampling filter is disabled and the AFRDY bit is cleared
- bit 30-29 Unimplemented: Read as '0'
- bit 28-26 OVRSAM<2:0>: Oversampling Filter Ratio bits
 - 111 = 128x (shift sum 3 bits to right, output data is in 15.1 format)
 - 110 = 32x (shift sum 2 bits to right, output data is in 14.1 format)
 - 101 = 8x (shift sum 1 bit to right, output data is in 13.1 format)
 - 100 = 2x (shift sum 0 bits to right, output data is in 12.1 format)
 - 011 = 256x (shift sum 4 bits to right, output data is 16 bits)
 - 010 = 64x (shift sum 3 bits to right, output data is 15 bits)
 - 001 = 16x (shift sum 2 bits to right, output data is 14 bits)
 - 000 = 4x (shift sum 1 bit to right, output data is 13 bits)
- bit 25 AFGIEN: Oversampling Filter Global ADC Interrupt Enable bit
 - 1 = An Oversampling Filter Data Ready event (AFRDY transitions from '0' to '1') will generate an ADC Global Interrupt
 - 0 = An Oversampling Filter Data Ready event will not generate an ADC Global Interrupt
- bit 24 AFRDY: Oversampling Filter Data Ready Flag bit
 - 1 = This bit is set when data is ready in the FLTRDATA<15:0> bits
 - 0 = This bit is cleared when FLTRDATA<15:0> is read, or if the module is disabled
- bit 23-22 Unimplemented: Read as '0'
- bit 21-16 CHNLID<5:0>: Channel ID Selection bits

These bits specify the analog input to be used as the oversampling filter data source.

- 111111 = Reserved
- .

```
101101 = Reserved
```

- 101100 = IVTEMP
- 101011 = **IV**REF
- 101010 = AN42
- •
- •
- 000010 = AN2 000001 = AN1
- 000000 = ANO
- bit 15-0 **FLTRDATA<15:0>:** Oversampling Filter Data Output Value bits These bits contain the oversampling filter result.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	—	—		—	—	—	—	-				
22.16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0				
23.10	—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15.0	TERRCNT<7:0>											
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
				RERRC	NT<7:0>							

REGISTER 29-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT ≥ 256)

- bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT \geq 128)
- bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT \geq 128)
- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)
- bit 17 **RXWARN:** Receiver in Error State Warning ($128 > RERRCNT \ge 96$)
- bit 16 **EWARN:** Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 29-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOn Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

REGISTE	ER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)
bit 15	FLTEN5: Filter 17 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL5<1:0>: Filter 5 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask T selected 00 = Acceptance Mask 0 selected
hit 12-8	ESEL 5<4:0>• FIFO Selection bits
511 12 0	11111 = Message matching filter is stored in EIEO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN4: Filter 4 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL4<1:0>: Filter 4 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	00 = Acceptance Mask 0 selected
bit 4-0	FSEL4<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)

- bit 7 **AUTOFC:** Automatic Flow Control bit
 - 1 = Automatic Flow Control enabled
 - 0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 6-5 Unimplemented: Read as '0'

bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 * PTV<15:0>/2 TX clock cycles until the bit is cleared.

Note: For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

Note 1: It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

REGISTER 30-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	FCSERRCNT<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				FCSERRCI	NT<7:0>					

Le	genc	1:			

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

Note 1: This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

REGISTER 30-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		—		—	—	—	—	_	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—		—	—	—	—	—	
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	
15.0		—			PH	HYADDR<4:0	>		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		—			REGADDR<4:0>				

Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

- bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

	DATA REGISTER								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	_	—	—	—	—	_	—	
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	MWTD<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				MWTD<7	:0>				

REGISTER 30-34: EMAC1MWTD: ETHERNET CONTROLLER MAC MII MANAGEMENT WRITE DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **MWTD<15:0>:** MII Management Write Data bits

When written, a MII Management write cycle is performed using the 16-bit data and the preconfigured PHY and Register addresses from the EMAC1MADR register.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 30-35: EMAC1MRDD: ETHERNET CONTROLLER MAC MII MANAGEMENT READ DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	—	_	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	_	—	—	_	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0	MRDD<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				MRDD	<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MRDD<15:0>: MII Management Read Data bits

Following a MII Management Read Cycle, the 16-bit data can be read from this location.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE 37-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions
Operati	ng Voltag	e					
DC10	Vdd	Supply Voltage (Note 1)	2.3	_	3.6	V	—
DC12	Vdr	RAM Data Retention Voltage (Note 2)	1.75	—	—	V	_
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal (Note 3)	1.75	_	—	V	_
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00004	_	0.0004	V/µs	_

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

- 2: This is the limit to which VDD can be lowered without losing RAM data.
- 3: This is the limit to which VDD must be lowered to ensure Power-on Reset.

TABLE 37-5: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾	Тур.	Max.	Units	Conditions
BO10	Vbor	BOR Event on VDD transition high-to-low (Note 2)	1.9		2.3	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

PIC32MZ Embedded Connectivity (EC) Family

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	L N	IILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

Revision C (July 2014)

The following global updates were incorporated throughout the data sheet:

- All instances of OSCI and OSCO in the pin tables were changed to: OSC1 and OSC2, respectively
- V-Temp Operating Conditions: 180 MHz, $-40^{\circ}C \le TA \le +105^{\circ}C$ were added
- Operating Conditions voltage range was changed to 2.3V to 3.6V

In addition, the following major updates were made, which are referenced by their respective chapter in Table B-3:

Section Name	Update Description
26.0 "Crypto Engine"	Updated the Crypto Engine Buffer Descriptors (see Table 26-3).
	Updated the Security Association Control Word Structure (see Figure 26-10).
28.0 "Pipelined Analog-to-Digital Converter (ADC)"	Added 28.1 "ADC Configuration Requirements".
37.0 "Electrical Characteristics"	Updated the DC Temperature and Voltage Specifications (see Table 37-4).
	Updated parameter DC20 and DC21 in the Operating Current Specifications (see Table 37-6).
	Updated parameter DC30a and DC31a in the Idle Current Specifications (see Table 37-7).
	Updated the Power-Down Current Specifications (see Table 37-8).
	Updated the I/O Pin Input Specifications (see Table 37-9).
	Updated the System Timing Requirements (see Table 37-17).
	Updated the Internal FRC Accuracy Specifications (see Table 37-19).
	Updated the Internal LPRC Accuracy Specifications (see Table 37-20).
	Updated the Internal BFRC Accuracy Specifications (see Table 37-21).
	Updated the SQI Timing Requirements (see Table 37-33).
	Updated the ADC1 Module Specifications (see Table 37-37).
	Updated the Analog-to-Digital Conversion Timing Requirements (see Table 37-38).
	Updated the USB OTG Specification: USB322 (see Table 37-43).

TABLE B-3: MAJOR SECTION UPDATES