



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	98
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecg124t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

IOTES:			

**TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS (CONTINUED)** 

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
EBIOE	_	9	A7	13	0	_	External Bus Interface Output Enable
EBIRDY1	_	60	B34	86	I	ST	External Bus Interface Ready Input
EBIRDY2	_	58	A39	84	I	ST	
EBIRDY3	_	57	B45	116	I	ST	
EBIRP	_	_	_	45	0	_	External Bus Interface Flash Reset Pin
EBIWE	_	8	B5	12	0	_	External Bus Interface Write Enable

Legend: CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 4-15: SYSTEM BUS TARGET 7 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All
9C20	SBT7ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_		_	Ι	_	_	_	_	0000
9020	361722001	15:0				INI	TID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
9C24	SBT7ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9024	3B17LLOG2	15:0	_	_	_	_	_	_	_	-	_	_	_	-	_	_	GROU	P<1:0>	0000
9C28	SBT7ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
9020	3B17ECON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9C30	SBT7ECLRS	31:16	_	_	_	_	_	_	_		_	_	_		_	_	_	_	0000
9030	OBTTECENO	15:0	_	_	_	_	_	_	_	_	_	_	_		_	_	_	CLEAR	0000
9C38	SBT7ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
9030	3B17EOEKW	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
9C40	SBT7REG0	31:16								BA	SE<21:6>								xxxx
3040	OBTANEOU	15:0			B/	ASE<5:0>			PRI	_			SIZE<4:0:	>		_	_	_	xxxx
9C50	SBT7RD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
0000	0517100	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9C58	SBT7WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
0000		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9C60	SBT7REG1	31:16							T	BA	SE<21:6>						1		xxxx
		15:0		•	BA	\SE<5:0>	•		PRI	_			SIZE<4:0	>	•	_	_	_	xxxx
9C70	SBT7RD1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
3370	- C2.7101	15:0	_	_	_	_	_		_				_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9C78	SBT7WR1	31:16	_	_	_	_	_		_				_		_	_	_	_	xxxx
00.0	3517777	15:0	_	_	_	_	_	_	_	_	_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx

egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 7-2:** 

### INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

1.1(1)	VOCC V N	IRQ	Marta H		Interru	upt Bit Location		Persistent
Interrupt Source <sup>(1)</sup>	XC32 Vector Name	#	Vector #	Flag	Enable	Priority	Sub-priority	Interrupt
ADC1 Digital Comparator 3	_ADC1_DC3_VECTOR	48	OFF048<17:1>	IFS1<16>	IEC1<16>	IPC12<4:2>	IPC12<1:0>	Yes
ADC1 Digital Comparator 4	_ADC1_DC4_VECTOR	49	OFF049<17:1>	IFS1<17>	IEC1<17>	IPC12<12:10>	IPC12<9:8>	Yes
ADC1 Digital Comparator 5	_ADC1_DC5_VECTOR	50	OFF050<17:1>	IFS1<18>	IEC1<18>	IPC12<20:18>	IPC12<17:16>	Yes
ADC1 Digital Comparator 6	_ADC1_DC6_VECTOR	51	OFF051<17:1>	IFS1<19>	IEC1<19>	IPC12<28:26>	IPC12<25:24>	Yes
ADC1 Digital Filter 1	_ADC1_DF1_VECTOR	52	OFF052<17:1>	IFS1<20>	IEC1<20>	IPC13<4:2>	IPC13<1:0>	Yes
ADC1 Digital Filter 2	_ADC1_DF2_VECTOR	53	OFF053<17:1>	IFS1<21>	IEC1<21>	IPC13<12:10>	IPC13<9:8>	Yes
ADC1 Digital Filter 3	_ADC1_DF3_VECTOR	54	OFF054<17:1>	IFS1<22>	IEC1<22>	IPC13<20:18>	IPC13<17:16>	Yes
ADC1 Digital Filter 4	_ADC1_DF4_VECTOR	55	OFF055<17:1>	IFS1<23>	IEC1<23>	IPC13<28:26>	IPC13<25:24>	Yes
ADC1 Digital Filter 5	_ADC1_DF5_VECTOR	56	OFF056<17:1>	IFS1<24>	IEC1<24>	IPC14<4:2>	IPC14<1:0>	Yes
ADC1 Digital Filter 6	_ADC1_DF6_VECTOR	57	OFF057<17:1>	IFS1<25>	IEC1<25>	IPC14<12:10>	IPC14<9:8>	Yes
Reserved	_	58	_	_	_	_	_	_
ADC1 Data 0	_ADC1_DATA0_VECTOR	59	OFF059<17:1>	IFS1<27>	IEC1<27>	IPC14<28:26>	IPC14<25:24>	Yes
ADC1 Data 1	_ADC1_DATA1_VECTOR	60	OFF060<17:1>	IFS1<28>	IEC1<28>	IPC15<4:2>	IPC15<1:0>	Yes
ADC1 Data 2	_ADC1_DATA2_VECTOR	61	OFF061<17:1>	IFS1<29>	IEC1<29>	IPC15<12:10>	IPC15<9:8>	Yes
ADC1 Data 3	_ADC1_DATA3_VECTOR	62	OFF062<17:1>	IFS1<30>	IEC1<30>	IPC15<20:18>	IPC15<17:16>	Yes
ADC1 Data 4	_ADC1_DATA4_VECTOR	63	OFF063<17:1>	IFS1<31>	IEC1<31>	IPC15<28:26>	IPC15<25:24>	Yes
ADC1 Data 5	_ADC1_DATA5_VECTOR	64	OFF064<17:1>	IFS2<0>	IEC2<0>	IPC16<4:2>	IPC16<1:0>	Yes
ADC1 Data 6	_ADC1_DATA6_VECTOR	65	OFF065<17:1>	IFS2<1>	IEC2<1>	IPC16<12:10>	IPC16<9:8>	Yes
ADC1 Data 7	_ADC1_DATA7_VECTOR	66	OFF066<17:1>	IFS2<2>	IEC2<2>	IPC16<20:18>	IPC16<17:16>	Yes
ADC1 Data 8	_ADC1_DATA8_VECTOR	67	OFF067<17:1>	IFS2<3>	IEC2<3>	IPC16<28:26>	IPC16<25:24>	Yes
ADC1 Data 9	_ADC1_DATA9_VECTOR	68	OFF068<17:1>	IFS2<4>	IEC2<4>	IPC17<4:2>	IPC17<1:0>	Yes
ADC1 Data 10	_ADC1_DATA10_VECTOR	69	OFF069<17:1>	IFS2<5>	IEC2<5>	IPC17<12:10>	IPC17<9:8>	Yes
ADC1 Data 11	_ADC1_DATA11_VECTOR	70	OFF070<17:1>	IFS2<6>	IEC2<6>	IPC17<20:18>	IPC17<17:16>	Yes
ADC1 Data 12	_ADC1_DATA12_VECTOR	71	OFF071<17:1>	IFS2<7>	IEC2<7>	IPC17<28:26>	IPC17<25:24>	Yes
ADC1 Data 13	_ADC1_DATA13_VECTOR	72	OFF072<17:1>	IFS2<8>	IEC2<8>	IPC18<4:2>	IPC18<1:0>	Yes
ADC1 Data 14	_ADC1_DATA14_VECTOR	73	OFF073<17:1>	IFS2<9>	IEC2<9>	IPC18<12:10>	IPC18<9:8>	Yes
ADC1 Data 15	_ADC1_DATA15_VECTOR	74	OFF074<17:1>	IFS2<10>	IEC2<10>	IPC18<20:18>	IPC18<17:16>	Yes

PIC32MZ Embedded Connectivity (EC) Family

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EC Family Features" for the list of available peripherals.

<sup>2:</sup> This interrupt source is not available on 64-pin devices.

This interrupt source is not available on 100-pin devices.

<sup>4:</sup> This interrupt source is not available on 124-pin devices.

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	_	1		_		_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	-	_	_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON	_	_	SUSPEND	DMABUSY	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_		_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: DMA On bit

1 = DMA module is enabled0 = DMA module is disabled

bit 14-13 **Unimplemented:** Read as '0' bit 12 **SUSPEND:** DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit

1 = DMA module is active and is transferring data

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

### REGISTER 10-8: DCHxECON: DMA CHANNEL x EVENT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_		_	_
22,46	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16				CHAIRQ<	<7:0> <sup>(1)</sup>			
45.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
15:8				CHSIRQ<	<7:0> <sup>(1)</sup>			
7.0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7:0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_

Legend:S = Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 CHAIRQ<7:0>: Channel Transfer Abort IRQ bits(1)

11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag

•

•

•

00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag

bit 15-8 CHSIRQ<7:0>: Channel Transfer Start IRQ bits(1)

11111111 = Interrupt 255 will initiate a DMA transfer

•

•

00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer

bit 7 CFORCE: DMA Forced Transfer bit

1 = A DMA transfer is forced to begin when this bit is written to a '1'

0 = This bit always reads '0'

bit 6 CABORT: DMA Abort Transfer bit

1 = A DMA transfer is aborted when this bit is written to a '1'

0 = This bit always reads '0'

bit 5 PATEN: Channel Pattern Match Abort Enable bit

1 = Abort transfer and clear CHEN on pattern match

0 = Pattern match is disabled

bit 4 SIRQEN: Channel Start IRQ Enable bit

1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs

0 = Interrupt number CHSIRQ is ignored and does not start a transfer

bit 3 AIRQEN: Channel Abort IRQ Enable bit

1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs

0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer

bit 2-0 Unimplemented: Read as '0'

Note 1: See Table 7-2: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

# REGISTER 11-5: USBIE0CSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 0) (CONTINUED)

- bit 21 SENDSTALL: Send Stall Control bit (Device mode)
  - 1 = Terminate the current transaction and transmit a STALL handshake. This bit is automatically cleared.
  - 0 = Do not send STALL handshake.

#### **REQPKT:** IN transaction Request Control bit (*Host mode*)

- 1 = Request an IN transaction. This bit is cleared when the RXPKTRDY bit is set.
- 0 = Do not request an IN transaction
- bit 20 **SETUPEND:** Early Control Transaction End Status bit (*Device mode*)
  - 1 = A control transaction ended before the DATAEND bit has been set. An interrupt will be generated and the FIFO flushed at this time.
  - 0 = Normal operation

This bit is cleared by writing a '1' to the SVCSETEND bit in this register.

#### **ERROR:** No Response Error Status bit (*Host mode*)

- 1 = Three attempts have been made to perform a transaction with no response from the peripheral. An interrupt is generated.
- 0 = Clear this flag. Software must write a '0' to this bit to clear it.

### bit 19 **DATAEND:** End of Data Control bit (*Device mode*)

The software sets this bit when:

- Setting TXPKTRDY for the last data packet
- · Clearing RXPKTRDY after unloading the last data packet
- Setting TXPKTRDY for a zero length data packet

Hardware clears this bit.

#### **SETUPPKT:** Send a SETUP token Control bit (*Host mode*)

- 1 = When set at the same time as the TXPKTRDY bit is set, the module sends a SETUP token instead of an OUT token for the transaction
- 0 = Normal OUT token operation

Setting this bit also clears the Data Toggle.

### bit 18 SENTSTALL: STALL sent status bit (Device mode)

- 1 = STALL handshake has been transmitted
- 0 = Software clear of bit

### RXSTALL: STALL handshake received Status bit (Host mode)

- 1 = STALL handshake was received
- 0 = Software clear of bit
- bit 17 TXPKTRDY: TX Packet Ready Control bit
  - 1 = Data packet has been loaded into the FIFO. It is cleared automatically.
  - 0 = No data packet is ready for transmit
- bit 16 RXPKTRDY: RX Packet Ready Status bit
  - 1 = Data packet has been received. Interrupt is generated (when enabled) when this bit is set.
  - 0 = No data packet has been received

This bit is cleared by setting the SVCRPR bit.

bit 15-0 Unimplemented: Read as '0'

# REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

- bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)
  - 1 = An OUT packet cannot be loaded into the RX FIFO.
  - 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

### ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
  - 1 = No more packets can be loaded into the RX FIFO
  - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
  - 1 = A data packet has been received. An interrupt is generated.
  - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.
- bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

#### REGISTER 11-29: USBLPMR2: USB LINK POWER MANAGEMENT CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_		_
45.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_			LF	PMFADDR<6:	0>		
7:0	U-0	U-0	R-0	R-0, HS	R-0, HS	R-0, HS	R-0, HS	R-0, HS
7.0	_	_	LPMERRIF	LPMRESIF	LPMNCIF	LPMACKIF	LPMNYIF	LPMSTIF

**Legend:** HS = Hardware Settable

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14-8 LPMFADDR<6:0>: LPM Payload Function Address bits

These bits contain the address of the LPM payload function.

bit 7-6 Unimplemented: Read as '0'

bit 5 LPMERRIF: LPM Error Interrupt Flag bit (Device mode)

1 = An LPM transaction was received that had a LINKSTATE field that is not supported. The response will be a STALL.

0 = No error condition

bit 4 LPMRESIF: LPM Resume Interrupt Flag bit

1 = The USB module has resumed (for any reason)

0 = No Resume condition

bit 3 LPMNCIF: LPM NC Interrupt Flag bit

When in Device mode:

1 = The USB module received a LPM transaction and responded with a NYET due to data pending in the RX FIFOs.

0 = No NC interrupt condition

### When in Host mode:

1 = A LPM transaction is transmitted and the device responded with an ACK

0 = No NC interrupt condition

bit 2 LPMACKIF: LPM ACK Interrupt Flag bit

When in Device mode:

1 = A LPM transaction was received and the USB Module responded with an ACK

0 = No ACK interrupt condition

#### When in Host mode:

1 = The LPM transaction is transmitted and the device responds with an ACK

0 = No ACK interrupt condition

bit 1 LPMNYIF: LPM NYET Interrupt Flag bit

When in Device mode:

1 = A LPM transaction is received and the USB Module responded with a NYET

0 = No NYET interrupt flag

### When in Host mode:

1 = A LPM transaction is transmitted and the device responded with an NYET

0 = No NYET interrupt flag

### 17.1 Input Capture Control Registers

### TABLE 17-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP

SSS										Bi	ts								
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	1010014	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16 15:0								IC1BUF	<31:0>								xxxx
	44)	31:16		_	_	_	_	_	_		_		_	_	_	_		_	0000
2200	IC2CON <sup>(1)</sup>	15:0	ON		SIDL	_			FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
0040	ICODUIE	31:16			l				1	ICODILIE	04.0				l				xxxx
2210	IC2BUF	15:0								IC2BUF	<31:0>								xxxx
2400	IC3CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
2400	1000011	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16								IC3BUF	<31:0>								xxxx
		15:0																	XXXX
2600	IC4CON <sup>(1)</sup>	31:16 15:0	ON		SIDL		_		FEDGE	— C32	ICTMR	— ICI<	1:05	ICOV	ICBNE	_	ICM<2:0>	_	0000
		31:16	ON		SIDL			_	FEDGE	U32	ICTIVIR	ICI<	1:0>	ICOV	ICBINE		10101<2:0>		_
2610	IC4BUF	15:0								IC4BUF	<31:0>								XXXX
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2800	IC5CON <sup>(1)</sup>	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC5BUF	31:16				I.				IC5BUF	-21:05				l				xxxx
2810	ICSBUF	15:0								ICSBUF	<31.0>								xxxx
2A00	IC6CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
27100		15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2A10	IC6BUF	31:16								IC6BUF	<31:0>								XXXX
-		15:0 31:16			_										_	_			xxxx
2C00	IC7CON <sup>(1)</sup>	15:0	ON		SIDL				FEDGE	C32	ICTMR		1:0>	ICOV	ICBNE		ICM<2:0>		0000
		31:16	ON		SIDL	_			TLDGL			101	1.0>	100 V	IODINE		10101<2.0>		xxxx
2C10	IC7BUF	15:0								IC7BUF	<31:0>								xxxx
0500	100001(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2E00	IC8CON <sup>(1)</sup>	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2E10	IC8BUF	31:16			•					IC8BUF	~31·0 <b>~</b>				•				xxxx
ZL 10	ICODOF	15:0								ICODOF	NO 1.02								xxxx
3000	IC9CON <sup>(1)</sup>	31:16		_	_	_	_	_	_		_		_			_		_	0000
5500	. 500011	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
3010	IC9BUF	31:16								IC9BUF	<31:0>								XXXX
Ļ		15:0																	XXXX

PIC32MZ Embedded Connectivity (EC) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information

### REGISTER 28-4: AD1IMOD: ADC1 INPUT MODE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31.24	_	_	_	_	_	_	SH4ALT	<1:0> <sup>(1,2)</sup>
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	SH3ALT	<1:0> <sup>(1,2)</sup>	SH2ALT-	<1:0> <sup>(1,2)</sup>	SH1ALT-	<1:0> <sup>(1,2)</sup>	SH0ALT	<1:0> <sup>(1,2)</sup>
15.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_	SH5MC	D<1:0>	SH4M0	D<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	7:0 SH3MOD<1:0		SH2MOD<1:0>		SH1MOD<1:0>		SH0MOD<1:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-24 SH4ALT<1:0>: Analog Input to Dedicated S&H 4 (SH4) Select bits<sup>(1,2)</sup>

11 = Reserved

10 = Reserved

01 = Alternate input AN49

00 = Default Class 1 input AN4

bit 23-22 SH3ALT<1:0>: Analog Input to Dedicated S&H 3 (SH3) Select bits<sup>(1,2)</sup>

11 = Reserved

10 = Reserved

01 = Alternate input AN48

00 = Default Class 1 input AN3

bit 21-20 SH2ALT<1:0>: Analog Input to Dedicated S&H 2 (SH2) Select bits<sup>(1,2)</sup>

11 = Reserved

10 = Reserved

01 = Alternate input AN47

00 = Default Class 1 input AN2

bit 19-18 SH1ALT<1:0>: Analog Input to Dedicated S&H 1 (SH1) Select bits<sup>(1,2)</sup>

11 = Reserved

10 = Reserved

01 = Alternate input AN46

00 = Default Class 1 input AN1

bit 17-16 SH0ALT<1:0>: Analog Input to Dedicated S&H 0 (SH0) Select bits<sup>(1,2)</sup>

11 = Reserved

10 = Reserved

01 = Alternate input AN45

00 = Default Class 1 input AN0

bit 15-12 **Unimplemented:** Read as '0'

Note 1: Alternate inputs are only available for Class 1 Inputs.

2: When an alternate input is selected (SHxALT<1:0> ≠ 0), the data, status, and control registers for the default Class 1 input are still used. Selecting an alternate input changes the physical input source only.

# REGISTER 28-12: AD1CMPENn: ADC1 DIGITAL COMPARATOR ENABLE REGISTER 'n' ('n' = 1, 2, 3, 4, 5 OR 6)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	CMPE31	CMPE30	CMPE29	CMPE28	CMPE27	CMPE26	CMPE25	CMPE24
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	CMPE23	CMPE22	CMPE21	CMPE20	CMPE19	CMPE18	CMPE17	CMPE16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CMPE31:CMPE0: ADC1 Digital Comparator Enable bits

These bits enable conversion results corresponding to the Analog Input to be processed by the digital comparator.

**Note 1:** CMPEx = ANx, where 'x' = 0-31.

2: Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.

### REGISTER 30-29: EMAC1SUPP: ETHERNET CONTROLLER MAC PHY SUPPORT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
15:8	_	_	_	_	RESETRMII <sup>(1)</sup>	_	_	SPEEDRMII <sup>(1)</sup>
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 **RESETRMII:** Reset RMII Logic bit<sup>(1)</sup>

1 = Reset the MAC RMII module

0 = Normal operation.

bit 10-9 **Unimplemented:** Read as '0' bit 8 **SPEEDRMII:** RMII Speed bit<sup>(1)</sup>

This bit configures the Reduced MII logic for the current operating speed.

1 = RMII is running at 100 Mbps 0 = RMII is running at 10 Mbps

bit 7-0 **Unimplemented:** Read as '0'

Note 1: This bit is only used for the RMII module.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers).

8-bit accesses are not allowed and are ignored by the hardware.

### REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 3 Reserved: Write as '1'
- bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
  - 111 = Divide by 8
  - 110 = Divide by 7
  - 101 = Divide by 6
  - 100 = Divide by 5
  - 011 = Divide by 4
  - 010 = Divide by 3
  - 001 = Divide by 2
  - 000 = Divide by 1

	<b>J</b> ( )	
NOTES:		

### 36.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

### 36.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

### 36.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:


- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 36.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

### FIGURE 37-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




### TABLE 37-28: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
OC10	TccF	OCx Output Fall Time		_	1	ns	See parameter DO32
OC11	TccR	OCx Output Rise Time	_	_	_	ns	See parameter DO31

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 37-9: OCx/PWM MODULE TIMING CHARACTERISTICS



#### TABLE 37-29: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typ. <sup>(2)</sup>	Max	Units	Conditions
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns	_
OC20	TFLT	Fault Input Pulse Width	50	_	_	ns	_

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 37-28: EBI PAGE READ TIMING






FIGURE 37-29: EBI WRITE TIMING



64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 7.70x7.70mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			7.50
Optional Center Pad Length	T2			7.50
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.90
Contact Pad to Center Pad (X20)	G	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
  BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-2213B

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

