

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	53
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ech064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4.2 System Bus Arbitration

Note: The System Bus interconnect implements one or more instantiations of the SonicsSX® interconnect from Sonics, Inc. This document contains materials that are (c) 2003-2015 Sonics, Inc., and that constitute proprietary information of

Sonics, Inc. SonicsSX is a registered trademark of Sonics, Inc. All such materials and trademarks are used under

license from Sonics, Inc.

As shown in the PIC32MZ EC Family Block Diagram (see Figure 1-1), there are multiple initiator modules (I1 through I14) in the system that can access various target modules (T1 through T13). Table 4-4 illustrates which initiator can access which target. The System Bus supports simultaneous access to targets by initiators, so long as the initiators are accessing different targets. The System Bus will perform arbitration, if multiple initiators attempt to access the same target.

C	
2	
1191	
G-page	
α	

Note:

TABLE 4-18: SYSTEM BUS TARGET 10 REGISTER MAP

ess		•									Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	SBT10ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
A620	SBITUELOGI	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
1004	SBT10ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A624	SB110ELOG2	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
4000	CDT40ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
A828	SBT10ECON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4000	SBT10ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A630	SBI IUECLKS	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
4000	SBT10ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A030	SBITUECLRIVI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
A840	SBT10REG0	31:16								BA	SE<21:6>								xxxx
A840	SBITUREGU	15:0			BA	ASE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
4050	CDT40DD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
A850	SBT10RD0	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
4050	CDT40MD0	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	xxxx
A858	SBT10WR0	15:0	_	_	_	_	_	_	_	_		_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04:04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24		PRI7SS	<3:0> ⁽¹⁾		PRI6SS<3:0> ⁽¹⁾							
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16		PRI5SS	<3:0> ⁽¹⁾		PRI4SS<3:0> ⁽¹⁾							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8		PRI3S	S<3:0>	•	PRI2SS<3:0> ⁽¹⁾							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0				
7:0		PRI1SS	<3:0> ⁽¹⁾		_	_	_	SS0				

```
R = Readable bit
                                     W = Writable bit
                                                                U = Unimplemented bit, read as '0'
-n = Value at POR
                                     '1' = Bit is set
                                                                '0' = Bit is cleared
                                                                                            x = Bit is unknown
bit 31-28 PRI7SS<3:0>: Interrupt with Priority Level 7 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 7 uses Shadow Set 7
          0110 = Interrupt with a priority level of 7 uses Shadow Set 6
          0001 = Interrupt with a priority level of 7 uses Shadow Set 1
          0000 = Interrupt with a priority level of 7 uses Shadow Set 0
bit 27-24 PRI6SS<3:0>: Interrupt with Priority Level 6 Shadow Set bits<sup>(1)</sup>
          1xxx = Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 6 uses Shadow Set 7
          0110 = Interrupt with a priority level of 6 uses Shadow Set 6
          0001 = Interrupt with a priority level of 6 uses Shadow Set 1
          0000 = Interrupt with a priority level of 6 uses Shadow Set 0
bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 5 uses Shadow Set 7
          0110 = Interrupt with a priority level of 5 uses Shadow Set 6
          0001 = Interrupt with a priority level of 5 uses Shadow Set 1
          0000 = Interrupt with a priority level of 5 uses Shadow Set 0
bit 19-16 PRI4SS<3:0>: Interrupt with Priority Level 4 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 4 uses Shadow Set 7
          0110 = Interrupt with a priority level of 4 uses Shadow Set 6
          0001 = Interrupt with a priority level of 4 uses Shadow Set 1
          0000 = Interrupt with a priority level of 4 uses Shadow Set 0
```

Note 1: These bits are ignored if the MVEC bit (INTCON<12>) = 0.

Legend:

REGISTER 8-6: PBxDIV: PERIPHERAL BUS 'x' CLOCK DIVISOR CONTROL REGISTER ('x' = 1-8)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	_	_				_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-1	U-0	U-0	U-0	R-1	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	_	PBDIVRDY	_	_	_
7.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0	_				PBDIV<6:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Peripheral Bus 'x' Output Clock Enable bit⁽¹⁾

1 = Output clock is enabled 0 = Output clock is disabled

bit 14-12 Unimplemented: Read as '0'

bit 11 PBDIVRDY: Peripheral Bus 'x' Clock Divisor Ready bit

1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written

0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

bit 10-7 Unimplemented: Read as '0'

bit 6-0 **PBDIV<6:0>:** Peripheral Bus 'x' Clock Divisor Control bits

1111111 = PBCLKx is SYSCLK divided by 128 1111110 = PBCLKx is SYSCLK divided by 127

•

0000011 = PBCLKx is SYSCLK divided by 4

0000010 = PBCLKx is SYSCLK divided by 3

0000001 = PBCLKx is SYSCLK divided by 2 (default value for $x \neq 7$)

0000000 = PBCLKx is SYSCLK divided by 1 (default value for x = 7)

Note 1: The clock for peripheral bus 1 cannot be turned off. Therefore, the ON bit in the PB1DIV register cannot be written as a '0'.

Note: Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

REGISTER 15-5: DMTCNT: DEADMAN TIMER COUNT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0								
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0								
31:24		COUNTER<31:24>														
00:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0								
23:16	COUNTER<23:16>															
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0								
15:8	COUNTER<15:8>															
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0								
7:0				COUNTE	R<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 COUNTER<31:0>: Read current contents of DMT counter

REGISTER 15-6: DMTPSCNT: POST STATUS CONFIGURE DMT COUNT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0							
31.24	PSCNT<31:24>														
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0							
23.10	PSCNT<23:16>														
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0							
15.6	PSCNT<15:8>														
7:0	R-0	R-0	R-0	R-y	R-y	R-y	R-y	R-y							
7:0				PSCNT	<7:0>		•								

Legend:y = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 **PSCNT<31:0>:** DMT Instruction Count Value Configuration Status bits
This is always the value of the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.

REGISTER 20-7: SQI1INTTHR: SQI INTERRUPT THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04:04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	_			
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	_	_	_		T.	XINTTHR<4:0)>				
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_	_	_	RXINTTHR<4:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-8 TXINTTHR<4:0>: Transmit Interrupt Threshold bits

A transmit interrupt is set when the transmit FIFO has more space than the transmit interrupt threshold bytes. For 16-bit mode, the value should be a multiple of two.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RXINTTHR<4:0>: Receive Interrupt Threshold bits

A receive interrupt is set when the receive FIFO count is larger than or equal to the receive interrupt threshold value. RXINTTHR is the number of bytes in the receive FIFO. For 16-bit mode, the value should be a multiple of two.

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 TXFULLIF: Transmit Buffer Full Interrupt Status bit
 - 1 = The transmit buffer is full
 - 0 = The transmit buffer is not full
- bit 0 TXEMPTYIF: Transmit Buffer Empty Interrupt Status bit
 - 1 = The transmit buffer is empty
 - 0 = The transmit buffer has content
- **Note 1:** In the case of Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

_
O
'n
×
×
\simeq
$_{\circ}$
0
_
_
9
\rightarrow
\circ
ų٧
ö
ര്
<u> </u>
×
W
(L)
349
ᇙ
v

TABLE 22-1: UART1 THROUGH UART6 REGISTER MAP (CONTINUE
--

ess		ø.								Bi	ts								w	
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
2600	U4MODE ⁽¹⁾	31:16			_		_			_		_	_		_		_		0000	
		15:0	ON	_	SIDL	IREN	RTSMD			<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000	
2610	U4STA ⁽¹⁾	31:16	—	_	—	—	— —		— HTVDE	ADM_EN	LIDVIO	-1 40	ADDEN	ADDR		FEDD	OFFE	LIDVDA	0000	
		15:0 31:16	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	=L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
2620	U4TXREG	15:0	_			_	_		_	TX8		_	_	— Transmit	- Pagistar	_	_	_	0000	
-										_		_	_		Register		_	_	0000	
2630	U4RXREG	EG 31:16 — — — — — — — — — — — — — — — — — — —										0000								
		31:16			_	_	_		_	_	_	_	_	_	_	_	_	_	0000	
2640	U4BRG ⁽¹⁾	15:0							Bau	d Rate Gene	erator Pres	caler							0000	
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000	
2800	U5MODE ⁽¹⁾	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000	
2010	U5STA ⁽¹⁾	31:16	_	_	_		_	_	_	ADM_EN				ADDR	R<7:0>					
2810	0551A, 1	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
2820	U5TXREG	31:16	_	_	_		_	_	_	_	_	_	_	-	_	_	_	_	0000	
2020		15:0	_	_	_	_	_	_	_	TX8				Transmit	Register	1			0000	
2830	U5RXREG	31:16		_	_		_		_	_	_	_	_	_	_	_	_	_	0000	
		15:0			_		_			RX8		ı		Receive	Register				0000	
2840	U5BRG ⁽¹⁾	31:16	_	_	_	_	_	_					_	_	_	_	_	_	0000	
		15:0							Bau	d Rate Gene	erator Pres	caler				I			0000	
2A00	U6MODE ⁽¹⁾	31:16 15:0			— —	- IDEN	- DTCMD			4:0				— DVINIV			-	— OTOF!	0000	
		31:16	ON	_	SIDL —	IREN —	RTSMD		UEN-	<1:0> ADM EN	WAKE	LPBACK	ABAUD	RXINV ADDR	BRGH	PDSE	L<1:0>	STSEL	0000	
2A10	U6STA ⁽¹⁾	15:0	UTXISE	1 <1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL ~1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110	
		31:16	— UTAISE		— —	—	—	—	—	— —	— UKXISI		ADDLN	NIDEL	-	I LKK	—	— OKADA	0000	
2A20	U6TXREG	15:0								TX8			Transmit Register					0000		
		31:16	_	_	_	_	_	_	_	_	_	_	_					_	0000	
2A30	U6RXREG	15:0	_	_	_	_	_		_	RX8			Receive Register					0000		
0 4 4 0	LICDD O(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000	
2A40	U6BRG ⁽¹⁾	15:0							Bau	d Rate Gene	erator Pres	caler							0000	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

24.1 EBI Control Registers

TABLE 24-2: EBI REGISTER MAP

			INLO																		
ess											Bits										
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets		
1014	EBICS0 ⁽¹⁾	31:16						CSADDR<15:0>										2000			
1014	EBIC20,	15:0	_	_	_	ı	_	-	_	_	_	_	_	_	_	_	_	_	0000		
1018	EBICS1 ⁽²⁾	31:16								C	SADDR<15:0	>							1000		
1010	LDICST	15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000		
101C	EBICS2 ⁽²⁾	31:16				CSADDR<15:0>											2040				
1010	LDICOZ	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000		
1020	EBICS3 ⁽²⁾	31:16		CSADDR<15:0>											1040						
1020	LDIOOS	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000		
1054	EBIMSK0 ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000		
1001	LDIMORO	15:0			_		_	REG	SEL<2:0	>	М	EMTYPE<2	2:0>		M	EMSIZE<4	MSIZE<4:0>				
1058	EBIMSK1 ⁽²⁾	31:16			_		_	_	_	_	_	_	_	_	_	_	_	_	0000		
.000		15:0			_		_	REG	SEL<2:0	>	М	EMTYPE<2	2:0>		M	EMSIZE<4	:0>	1	0020		
105C	EBIMSK2 ⁽²⁾	31:16			_		_	_	_	_	_	_	_	_	_	_	_	_	0000		
		15:0		_	_		_	REG	SEL<2:0	>	М	EMTYPE<2				EMSIZE<4			0120		
1060	EBIMSK3 ⁽²⁾	31:16		_	_		_	_	_	_	_	_	_	_	_	_	_	_	0000		
		15:0		_	_	_	_		SEL<2:0			EMTYPE<2			M	EMSIZE<4			0120		
1094	EBISMT0	31:16	_	_	_	_	_	RDYMODE			PAGEMODE		TPRC<	:3:0>			TBTA<2:0>	•	041C		
		15:0			TWI	P<5:0>			TWR		TAS<				TRC<				2D4B		
1098	EBISMT1	31:16	_	_			_	RDYMODE			PAGEMODE		TPRC<	:3:0>			TBTA<2:0>	•	041C		
		15:0			TWI	P<5:0>	TWR<1:0> TAS<1:0> TRC<5:0>								2D4B						
109C	EBISMT2	31:16				_	_	- RDYMODE PAGESIZE<1:0> PAGEMODE TPRC<3:0> TBTA<2:0>						•	041C						
		15:0			TWI	P<5:0>			TWR	<1:0>	TAS<	1:0>			TRC<	5:0>			2d\$b		
10A0	EBIFTRPD	31:16			_		_	_	_	_	_			_	_	_	_	_	0000		
		15:0			_	_							PD<11:0>						00C8		
10A4	EBISMCON	31:16		-		— CMI		-	-	—	-	_			_	_	_	- CMDD	0000		
		15:0	SMD	WIDTH2<2	2<2:0> SMDWIDTH1<2:0> SMDWIDTH0<2:0> — — — — — —							_	SMRP	0201							

egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

^{2:} This register is available on 144-pin devices only.

REGISTER 24-4: EBIFTRPD: EXTERNAL BUS INTERFACE FLASH TIMING REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	-	-	_	-	_	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_		TRPD	<11:8>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TRPD	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 **Unimplemented:** Read as '0' bit 11-0 **TRPD<11:0>:** Flash Timing bits

These bits define the number of clock cycles to wait after resetting the external Flash memory before any read/write access.

		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,
NOTES:			

REGISTER 26-1: CEVER: CRYPTO ENGINE REVISION, VERSION, AND ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
31:24	REVISION<7:0>								
22:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23:16	VERSION<7:0>								
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	ID<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				ID<7	:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 **REVISION<7:0>:** Crypto Engine Revision bits bit 23-16 **VERSION<7:0>:** Crypto Engine Version bits bit 15-0 **ID<15:0>:** Crypto Engine Identification bits

REGISTER 28-3: AD1CON3: ADC1 CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0, HC	R/W-0, HC	R/W-0, HC	U-0	U-0	U-0	U-0	U-0		
31.24	CAL ⁽²⁾	GSWTRG	RQCNVRT	_	_	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_	_		_	_	_	_		
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0		
13.0	_	_	_	VREFSEL<2:0>(1) — —				_		
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	_	_		ADINSEL<5:0>						

Legend:HC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 CAL: Calibration bit⁽²⁾

1 = Initiate an ADC calibration cycle

0 = Calibration cycle is not in progress

bit 30 **GSWTRG:** Global Software Trigger bit

- 1 = Trigger analog-to-digital conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the AD1TRGn registers or through the STRGSRC<4:0> bits in the AD1CON1 register
- 0 = This bit is automatically cleared
- bit 29 RQCNVRT: Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input without having to reprogram the TRGSRC<4:0> bits or the STRGSRC<4:0> bits. This is very useful during debugging or error handling situations where the user software needs to obtain an immediate ADC result of a specific input.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 = This bit is automatically cleared
- bit 28-13 Unimplemented: Read as '0'
- bit 12-10 VREFSEL<2:0>: VREF Input Selection bits(1)

VREFSEL<2:0>	VREFH	VREFL
111	Reserved	Reserved
110	Reserved	Reserved
101	Reserved	Reserved
100	Reserved	Reserved
011	VREF+	VREF-
010	AVDD	VREF-
001	VREF+	AVss
000	AVDD	AVss

bit 9-6 Unimplemented: Read as '0'

- **Note 1:** These bits should be configured prior to enabling the ADC module by setting the ADCEN bit (AD1CON1<15>=1).
 - 2: See 28.1 "ADC Configuration Requirements" for detailed ADC calibration information.

REGISTER 29-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	-	_	_	_	-		1			
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
23.10	_	_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN		
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15.6	TERRCNT<7:0>									
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7.0	RERRCNT<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT ≥ 256)

bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT ≥ 128)

bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT ≥ 128)

bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)

bit 17 RXWARN: Receiver in Error State Warning (128 > RERRCNT ≥ 96)

bit 16 **EWARN:** Transmitter or Receiver is in Error State Warning

bit 15-8 **TERRCNT<7:0>:** Transmit Error Counter bit 7-0 **RERRCNT<7:0>:** Receive Error Counter

REGISTER 29-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOn Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

REGISTER 34-8: CFGEBIA: EXTERNAL BUS INTERFACE ADDRESS PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	EBIPINEN	_	-	-	_	1	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	EBIA23EN	EBIA22EN	EBIA21EN	EBIA20EN	EBIA19EN	EBIA18EN	EBIA17EN	EBIA16EN
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	EBIA15EN	EBIA14EN	EBIA13EN	EBIA12EN	EBIA11EN	EBIA10EN	EBIA9EN	EBIA8EN
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	EBIA7EN	EBIA6EN	EBIA5EN	EBIA4EN	EBIA3EN	EBIA2EN	EBIA1EN	EBIA0EN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 EBIPINEN: EBI Pin Enable bit

1 = EBI controls access of pins shared with PMP

0 = Pins shared with EBI are available for general use

bit 30-24 Unimplemented: Read as '0'

bit 23-0 EBIA23EN:EBIA0EN: EBI Address Pin Enable bits

1 = EBIAx pin is enabled for use by EBI

0 = EBIAx pin has is available for general use

Note: When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

TABLE 37-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O Pins with PMP	Vss	_	0.15 VDD	V		
		I/O Pins	Vss	_	0.2 VDD	V		
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)	
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)	
	VIH	Input High Voltage						
DI20		I/O Pins not 5V-tolerant ⁽⁵⁾	0.80 * VDD	_	VDD	V	(Note 4,6)	
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.80 * VDD	_	5.5	V	(Note 4,6)	
		I/O Pins 5V-tolerant ⁽⁵⁾	0.80 * VDD	_	5.5	V		
DI28a		SDAx, SCLx on non-5V tolerant pins ⁽⁵⁾	0.80 * VDD	_	VDD	V	SMBus disabled (Note 4,6)	
DI29a		SDAx, SCLx on non-5V tolerant pins ⁽⁵⁾	2.1	_	VDD	V	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4,6)	
DI28b		SDAx, SCLx on 5V tolerant pins ⁽⁵⁾	0.80 * VDD	_	5.5	V	SMBus disabled (Note 4,6)	
DI29b		SDAx, SCLx on 5V tolerant pins ⁽⁵⁾	2.1		5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 (Note 4,6)	
DI30	ICNPU	Change Notification Pull-up Current	_	_	-40	μΑ	VDD = 3.3V, VPIN = VSS (Note 3,6)	
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	40	_	_	μΑ	VDD = 3.3V, VPIN = VDD	

- Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - **5**: See the pin name tables (Table 2 through Table 4) for the 5V-tolerant pins.
 - **6:** The VIH specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

Revision F (June 2016)

The Preliminary status was removed and minor typographical updates to text and formatting were incorporated.

This revision also includes the following changes, which are referenced by their respective chapter in Table B-6.

TABLE B-6: MAJOR SECTION UPDATES

Section Name	Update Description
7.0 "CPU Exceptions and Interrupt Controller"	The Cache Error microprocessor exception type was removed (see Table 7-1).
8.0 "Oscillator Configuration"	The bit value definitions for the PLLODIV<2:0> bits in the System PLL Control register were updated (see Register 8-3).
11.0 "Hi-Speed USB with On- The-Go (OTG)"	The VBUS bit value is updated (see Register 11-13)
37.0 "Electrical Characteristics"	The typical value and the units for parameter OS42 in the External Clock Timing Requirements were updated (see Table 37-17).
39.0 "Packaging Information"	The 64-pin QFN (MR) package drawings land pattern were updated.
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ"	The Primary Oscillator Configuration section of the Oscillator Configuration Differences was updated (see Table A-1).

Revision G (December 2016)

A recommendation was added to the first page, indicating that the PIC32MZ Embedded Connectivity (EC) Family of devices are not recommended for use in new designs. Instead, the PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family of devices should be used.

TABLE B-7: MAJOR SECTION UPDATES

Section Name	Update Description
4.0 "Memory Organization" Updated Figure 4-1 through Figure 4-5	

MPLINK Object Linker/MPLIB Object Librarian562	System Bus Target 782
0	System Bus Target 883
	System Bus Target 984
Oscillator Configuration149	System Control
Output Compare299	Timer1-Timer9
P	UART1-5
Packaging615	USB
Details	Registers
Marking615	[pin name]R (Peripheral Pin Select Input)
Parallel Master Port (PMP)	AD1CAL1 (ADC1 Calibration 1)
PIC32 Family USB Interface Diagram190	AD1CAEX (ADC1 Calibration Register)
Pinout I/O Descriptions (table) . 16, 18, 19, 20, 24, 25, 26, 27,	AD1CON1 (A/D Control 1)
28, 29, 31, 32, 33, 34, 35	AD1CON1 (ADC Control 1)
Power-on Reset (POR)	AD1CON1 (ADC1 Control 1)
and On-Chip Voltage Regulator557	AD1CON2 (ADC1 Control 2)
Power-Saving Features529	AD1CON3 (ADC1 Control 3)
with CPU Running529	AD1DATAn (ADC1 Data Output)
Prefetch Module161	AD1FLTRn (ADC1 Filter Register)433
R	AD1IMOD (ADC1 Input Mode Control)424
	AD1IRQEN1 (ADC1 Global Interrupt Enable 1) 426
Random Number Generator (RNG)	ALRMDATE (Alarm Date Value)
Real-Time Clock and Calendar (RTCC)373	ALRMDATECLR (ALRMDATE Clear) 382
Register Map	ALRMDATESET (ALRMDATE Set)
ADC	ALRMTIME (Alarm Time Value)
Comparator	ALRMTIMECLR (ALRMTIME Clear) 382
Device ADC Calibration Summary	ALRMTIMEINV (ALRMTIME Invert)
Device Configuration Word Summary536, 537	ALRMTIMESET (ALRMTIME Set)
Device Serial Number Summary539	CHECON (Cache Control)
DMA Channel 0-3167	CM1CON (Comparator 1 Control)
DMA CRC	CMSTAT (Comparator Control Register)
DMA Global166	CNCONx (Change Notice Control for PORTx) 271
EBI366	CONFIG (CP0 Register 16, Select 0)
Flash Controller	CONFIG1
I2C1 Through I2C5341	(CONFIG1 Register55
Input Capture 1-9297	CONFIG2
Interrupt124	(CONFIG2 Register 57
Output Compare1-9301	CONFIG3
Parallel Master Port356	(CONFIG3 Register56
Peripheral Pin Select Input263	CVRCON (Comparator Voltage Reference Control) 527
Peripheral Pin Select Output267	DCHxCON (DMA Channel x Control)
PORTA245	DCHxCPTR (DMA Channel x Cell Pointer) 186
PORTB246	DCHxCSIZ (DMA Channel x Cell-Size)
PORTC247, 248	DCHxDAT (DMA Channel x Pattern Data) 187
PORTD249, 250, 251	DCHxDPTR (Channel x Destination Pointer) 185
PORTE	DCHxDSA (DMA Channel x Destination
PORTF	Start Address)183
PORTG	DCHxDSIZ (DMA Channel x Destination Size) 184
PORTH	DCHxECON (DMA Channel x Event Control) 180
PORTK	DCHxINT (DMA Channel x Interrupt Control) 181
Prefetch	DCHxSPTR (DMA Channel x Source Pointer) 185
SPI1 through SPI6	DCHxSSA (DMA Channel x Source Start Address) . 183
System Bus74	DCHxSSIZ (DMA Channel x Source Size)
System Bus Target 074	DCRCCON (DMA CRC Control)
System Bus Target 1	DCRCDATA (DMA CRC Data)
System Bus Target 1085	DCRCXOR (DMA CRCXOR Enable)
System Bus Target 1186	DEVCFG0 (Device Configuration Word 0
System Bus Target 1287	DEVCFG1 (Device Configuration Word 1
System Bus Target 1388	DEVCFG2 (Device Configuration Word 2
System Bus Target 277	DEVCFG3 (Device Configuration Word 3
System Bus Target 378	DEVID (Device and Revision ID) 68, 540, 555
System Bus Target 479	DMAADDR (DMA Address)174 DMAADDR (DMR Address)174
System Bus Target 580	DMACON (DMA Controller Control)
System Bus Target 6 81	DIVINOSTA (DIVIN SOLITIONO) SOLITION)