

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm100t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3 **Power Management**

The processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during Idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 33.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the processor core is in the clock tree and clocking registers. The PIC32MZ family makes extensive use of local gatedclocks to reduce this dynamic power consumption.

3.4 L1 Instruction and Data Caches

3.4.1 INSTRUCTION CACHE (I-CACHE)

The I-Cache is an on-core memory block of 16 Kbytes. Because the I-Cache is virtually indexed, the virtual-tophysical address translation occurs in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 22 bits of physical address, a valid bit, and a lock bit. The LRU replacement bits are stored in a separate array.

The I-Cache block also contains and manages the instruction line fill buffer. Besides accumulating data to be written to the cache, instruction fetches that reference data in the line fill buffer are serviced either by a bypass of that data, or data coming from the external interface. The I-Cache control logic controls the bypass function.

The processor core supports I-Cache locking. Cache locking allows critical code or data segments to be locked into the cache on a per-line basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always available on all I-Cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

3.4.2 DATA CACHE (D-CACHE)

The D-Cache is an on-core memory block of 4 Kbytes. This virtually indexed, physically tagged cache is protected. Because the D-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access. The tag holds 22 bits of physical address, a valid bit, and a lock bit. There is an additional array holding dirty bits and LRU replacement algorithm bits for each set of the cache. In addition to I-Cache locking, the processor core also supports a D-Cache locking mechanism identical to the I-Cache. Critical data segments are locked into the cache on a per-line basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a cache miss.

The D-Cache locking function is always available on all D-Cache entries. Entries can then be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

3.4.3 ATTRIBUTES

The processor core I-Cache and D-Cache attributes are listed in the Configuration registers (see Register 3-1 through Register 3-4).

3.5 EJTAG Debug Support

The processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the processor core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

3.6 MIPS DSP ASE Extension

The MIPS DSP Application-Specific Extension Revision 2 is an extension to the MIPS32 architecture. This extension comprises new integer instructions and states that include new HI/LO accumulator register pairs and a DSP control register. This extension is crucial in a wide range of DSP, multimedia, and DSPlike algorithms covering Audio and Video processing applications. The extension supports native fractional format data type operations, register Single Instruction Multiple Data (SIMD) operations, such as add, subtract, multiply, and shift. In addition, the extension includes the following features that are essential in making DSP algorithms computationally efficient:

- Support for multiplication of complex operands
- Variable bit insertion and extraction
- Implementation and use of virtual circular buffers
- Arithmetic saturation and overflow handling support
- Zero cycle overhead saturation and rounding operations

TABLE 4-15: SYSTEM BUS TARGET 7 REGISTER MAP

ess		6		Bits															
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	MULTI	_		—		CODE	<3:0>		—	—	_	—	—	—	—	—	0000
9020	SBITELOGI	15:0				INI	TID<7:0>					REGIO	N<3:0>		—	С	MD<2:0>		0000
0004		31:16		_	_	_	_	_	_	-	_	_	_	_	_	_	_	—	0000
9024	SB17ELOG2	15:0		_	_	_	_	_	_	-	_	_	_	_	_	_	GROU	P<1:0>	0000
00.20	SPTZECON	31:16		_		—	_	_	_	ERRP	_	—		—	—	—	—	—	0000
9020	SBITECON	15:0				_			—	_	—	—			—	_	—	—	0000
0030		31:16	_			-			_	_	_	-		-	—	-	-	-	0000
9030		15:0	_			-			_	_	_	-		-	—	-	-	CLEAR	0000
0038	SBT7ECI RM	31:16		—	-	—	_	-	—	_	—	—	_	_	—	_	—	—	0000
9030	3B17ECLRIVI	15:0	_			-			_	_	_	-		-	—	-	-	CLEAR	0000
0040	SPT7PECO	31:16								BAS	SE<21:6>							xxxx	
9040	SBITKEGU	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0:	>					xxxx
0050		31:16		—	-	—	_	-	—	_	—	—	_	_	—	_	—	—	xxxx
9030	3BI7RD0	15:0	_	_	_	—	—	_	—	—	_	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0058	SBT7W/R0	31:16	—	—	_	—	—	_	—	—	_	—	—	—	—	_	—	—	xxxx
3030	SBITWING	15:0	—	—	_	—	—	_	—	—	_	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
00.00	SBT7REG1	31:16								BAS	SE<21:6>					-	-	-	xxxx
3000	SBIACEO	15:0			BA	SE<5:0>			PRI	—		-	SIZE<4:0:	>		—	—	—	xxxx
9070	SBT7RD1	31:16	—	—	_	_	—		_	—	_	_	_	_	—	_	_	_	xxxx
3070	SBITTE	15:0	—	—	_	—	—	_	—	—	_	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0079	SBT7WP1	31:16	—	—	—	_	_	-	_	_	_	_	_	—	_	—	_	_	xxxx
3010	SBT7WR1	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x :

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 4-17: SYSTEM BUS TARGET 9 REGISTER MAP

ess				Bits															
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A 420		31:16	MULTI	—		_		CODE	<3:0>		_				—	_	—	—	0000
A420	SBI9ELOGI	15:0				INI	۲ID<7:0>					REGIO	N<3:0>		—	С	MD<2:0>		0000
A 4 2 4		31:16	_	-		-			_		_				—	—	_	_	0000
A424	361922002	15:0	_	—	-	—	_	-	—	_	_	_	_	-	—	—	GROU	P<1:0>	0000
4428	SBTOFCON	31:16	—	_	_	—	—	_	—	ERRP	_	_	_	_	—	—	—	—	0000
A420	SBISECON	15:0	—	_	_	—	—	_	—	—	_	_	_	_	—	—	—	—	0000
A430	SBT9ECLES	31:16	—	—	_	_	—	_	_	—	_	_	_	_	_	_	—	—	0000
/1400	OBTOECERCO	15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	0000
A438	SBT9ECI RM	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
/1100	OBTOLOLIUM	15:0	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	0000
A440	SBT9REG0	31:16							0	BAS	SE<21:6>						2		
	021011200	15:0			BA	SE<5:0>			PRI	_			SIZE<4:0:	>		—	—	—	xxxx
A450	SBT9RD0	31:16	—	—	_	—	_	_	—	_	_	_	_	_	-	—	—	—	xxxx
	02101120	15:0	—	—	_	—	_	_	—	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A458	SBT9WR0	31:16	—	_	—	—	—		—	—	_	_	—	_	-	_	—	—	xxxx
		15:0	—		—	—	—	—	<u> </u>	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A460	SBT9REG1	31:16								BAS	SE<21:6>								xxxx
		15:0			BA	\SE<5:0>			PRI	—			SIZE<4:0:	>		_		—	xxxx
A470	SBT9RD1	31:16	—	_	_	_	—			—	_		_	_	_		—	—	xxxx
		15:0	—	—	_	—	—	—	—	—	—	—	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
A478	SBT9WR1	31:16	—	—	_	—	—	—	—	—	—	—	_	_	—	—	—	—	xxxx
1	SBT9WR1 1	15:0	—	—	—	_	—	—	_	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MZ Embedded Connectivity (EC) Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

IAL	LL I - J.																		
ess		6								E	lits								s
Virtual Addr (BF81_#	Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0550	OEE040	31:16			—	—	—	—	—	—	—	—	—	—	—	_	VOFF<1	7:16>	000
UJLU	011040	15:0								VOFF<15:1	>							_	000
0554	OEE041	31:16	-	—	_	—	—	—	—	—	-	—	-	-	—	—	VOFF<1	7:16>	000
0324	011041	15:0				-				VOFF<15:1	>								000
0558	OFE042	31:16	_	—	_	-	_	_	-	-	—	-	_	_	—	—	VOFF<1	7:16>	000
0320	011042	15:0								VOFF<15:1	>							_	000
05EC	OFE043	31:16		—	_	-	-	_	—	_	—	-	-	-	-	—	VOFF<1	7:16>	000
UJLC	11 21	15:0								VOFF<15:1	>							_	000
0550	0 OFF044	31:16	-	—	_	—	—	—	—	—	-	—	-	-	—	—	VOFF<1	7:16>	000
031.0	011044	15:0				-				VOFF<15:1	>								000
05E8	OFE046	31:16		—	_	-	-	_	—	_	—	-	-	-	-	—	VOFF<1	7:16>	000
001.0	011040	15:0				-				VOFF<15:1	>							_	000
05EC	OFF047	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<1	7:16>	000
001 0	OFF047	15:0							-	VOFF<15:1	>								000
0600	OFF048	31:16	—	—	_	—	—	—	—	_	—	—	—	—	—	—	VOFF<1	7:16>	000
	011010	15:0								VOFF<15:1	>								000
0604	OFF049	31:16		—	_	—	-	_	—	_	—	-	-	-	—	—	VOFF<1	7:16>	000
	011010	15:0							-	VOFF<15:1	>								000
0608	OFF050	31:16		—	-		-	_	—	-	—		-			—	VOFF<1	7:16>	000
	0.1000	15:0								VOFF<15:1	>								000
060C	OFF051	31:16		_	_	—	—	_	—	_	—	-	-	—	—	—	VOFF<1	7:16>	000
	011001	15:0							-	VOFF<15:1	>								000
0610	OFF052	31:16		—	_	—	-	_	—	_	—	-	-	-	—	—	VOFF<1	7:16>	000
		15:0								VOFF<15:1	>								000
0614	OFF053	31:16		—	-		-	_	—	-	—		-			—	VOFF<1	7:16>	000
	0.1000	15:0								VOFF<15:1	>								000
0618	OFF054	31:16	_	—	—	—	—	—	—	-	—	—	—	—	—	—	VOFF<1	7:16>	000
50.0	5.1.001	15:0			1			1		VOFF<15:1	>								000
061C	OFF055	31:16	_	—	—	—	—	—	—	-	—	—	—	—	—	—	VOFF<1	7:16>	000
	UFF055 1	15:0								VOFF<15:1	>								000

TARIE 7-3. INTEDDUDT DECISTED MAD (CONTINUED)

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Note 1: **Registers**" for more information.

2:

This bit or register is not available on 64-pin devices. This bit or register is not available on devices without a CAN module. 3:

This bit or register is not available on 100-pin devices. 4:

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

This bit or register is not available on devices without a Crypto module. 7:

8: This bit or register is not available on 124-pin devices.

USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 REGISTER 11-9: (ENDPOINT 1-7) (CONTINUED) bit 26 DATATWEN: Data Toggle Write Enable Control bit (Host mode) 1 = DATATGGL can be written 0 = DATATGGL is not writable bit 25 **DATATGGL:** Data Toggle bit (Host mode) When read, this bit indicates the current state of the endpoint data toggle. If DATATWEN = 1, this bit may be written with the required setting of the data toggle. If DATATWEN = 0, any value written to this bit is ignored. bit 24 **INCOMPRX:** Incomplete Packet Status bit 1 = The packet in the RX FIFO during a high-bandwidth Isochronous/Interrupt transfer is incomplete because parts of the data were not received 0 = Written by then software to clear this bit In anything other than Isochronous transfer, this bit will always return '0'. bit 23 **CLRDT:** Clear Data Toggle Control bit 1 = Reset the endpoint data toggle to '0' 0 = Leave endpoint data toggle alone bit 22 SENTSTALL: STALL Handshake Status bit (Device mode) 1 = STALL handshake is transmitted 0 = Written by the software to clear this bit **RXSTALL:** STALL Handshake Receive Status bit (*Host mode*) 1 = A STALL handshake has been received. An interrupt is generated. 0 = Written by the software to clear this bit bit 21 SENDSTALL: STALL Handshake Control bit (Device mode) 1 = Issue a STALL handshake 0 = Terminate stall condition **REQPKT:** IN Transaction Request Control bit (Host mode) 1 = Request an IN transaction. 0 = No request This bit is cleared when RXPKTRDY is set. bit 20 FLUSH: Flush FIFO Control bit 1 = Flush the next packet to be read from the endpoint RX FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. This should only be used when RXPKTRDY is set. If the FIFO is doublebuffered, FLUSH may need to be set twice to completely clear the FIFO. 0 = Normal FIFO operation This bit is automatically cleared. bit 19 DATAERR: Data Packet Error Status bit (Device mode) 1 = The data packet has a CRC or bit-stuff error.

- = The data packet has a CRC
- 0 = No data error

This bit is cleared when RXPKTRDY is cleared. This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns '0'.

DERRNAKT: Data Error/NAK Time-out Status bit (Host mode)

- 1 = The data packet has a CRC or bit-stuff error. In Bulk mode, the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK limit.
- 0 = No data or NAK time-out error

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2
 TSYNC: Timer External Clock Input Synchronization Selection bit

 When TCS = 1:
 1 = External clock input is synchronized

 0 = External clock input is not synchronized
 When TCS = 0:

 When TCS = 0:
 This bit is ignored.

 bit 1
 TCS: Timer Clock Source Select bit
- 1 = External clock from T1CKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	-	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10		—	—	—	—		—	—		
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—		T.	XINTTHR<4:0)>			
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0		_	_	RXINTTHR<4:0>						

REGISTER 20-7: SQI1INTTHR: SQI INTERRUPT THRESHOLD REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-8 **TXINTTHR<4:0>:** Transmit Interrupt Threshold bits A transmit interrupt is set when the transmit FIFO has more space than the transmit interrupt threshold bytes. For 16-bit mode, the value should be a multiple of two.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RXINTTHR<4:0>:** Receive Interrupt Threshold bits

A receive interrupt is set when the receive FIFO count is larger than or equal to the receive interrupt threshold value. RXINTTHR is the number of bytes in the receive FIFO. For 16-bit mode, the value should be a multiple of two.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	_	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	_	—	—	—	—
	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	—	—	PKT DONEISE	BD DONEISE	CON THRISE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CON EMPTYISE	CON FULLISE	RX THRISE	RX FULLISE	RX EMPTYISE	TX THRISE	TX FULLISE	TX EMPTYISE

REGISTER 20-22: SQI1INTSEN: SQI INTERRUPT SIGNAL ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bi

-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared						
bit 31-11	Unimplemented: Read as	'0'							
bit 10	PKTDONEISE: Receive E	rror Interrupt Signal Enable	e bit						
	1 = Interrupt signal is enab	bled							
1.11.0	0 = Interrupt signal is disa		1.5						
bit 9	BDDONEISE: Transmit Eri	ror Interrupt Signal Enable	DIT						
	1 = Interrupt signal is enabled 0 = Interrupt signal is disal	bled							
hit 8	CONTHRISE: Control Buff	er Threshold Interrunt Sign	al Enable bit						
DIT O	1 = Interrupt signal is enabled								
	0 = Interrupt signal is enabled								
bit 7	CONEMPTYISE: Control E	Buffer Empty Interrupt Sign	al Enable bit						
	1 = Interrupt signal is enab	bled							
	0 = Interrupt signal is disa	bled							
bit 6	CONFULLISE: Control But	ffer Full Interrupt Signal En	able bit						
	1 = Interrupt signal is enab	bled							
	0 = Interrupt signal is disa	bled							
bit 5	RXTHRISE: Receive Buffe	r Threshold Interrupt Signa	al Enable bit						
	1 = Interrupt signal is enabled	bled							
hit 1	0 = Interrupt signal is disa	or Full Interrupt Signal End	bla hit						
DIL 4	1 - Interrupt signal is onak	er Full Interrupt Signal End							
	0 = Interrupt signal is disal	bled							
bit 3	RXEMPTYISE: Receive Bi	uffer Empty Interrupt Signa	l Enable bit						
	1 = Interrupt signal is enab	bled							
	0 = Interrupt signal is disa	bled							
bit 2	TXTHRISE: Transmit Buffe	er Threshold Interrupt Signa	al Enable bit						
	1 = Interrupt signal is enabled	bled							
	0 = Interrupt signal is disa	bled							
bit 1	TXFULLISE: Transmit Buff	fer Full Interrupt Signal Ena	able bit						
	1 = Interrupt signal is enab	bled							
	0 = Interrupt signal is disa	bled							
bit 0	TXEMPTYISE: Transmit B	uffer Empty Interrupt Signa	al Enable bit						
	1 = Interrupt signal is enabled	bled							

REGISTER 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

 bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least one data charace bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has not overflowed 0 = Receive buffer has not overflowed bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has not overflowed 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 = Receive buffer has data, at least one more character can be read 0 =		
 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least one data character least one atta character bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has not been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has not overflowed 0 = Receive buffer has not overflowed bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty 	bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed 0 = Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty		 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least one data character)
bit 4 RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty	bit 5	 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled
bit 3 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer Data Available bit (read-only) 1 = Receive buffer nas data, at least one more character can be read 0 = Receive buffer is empty	bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received
bit 2 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty	bit 3	 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected
 bit 1 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OE resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty 	bit 2	 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected
bit 0 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty	bit 1	OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed
	bit 0	 URXDA: Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	CSADDR<15:8>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CSADDR<7:0>										
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	—	—	—	—	—	—	—			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0	—	—	_	—	—	—	—	—			
7:0											

REGISTER 24-1: EBICSx: EXTERNAL BUS INTERFACE CHIP SELECT REGISTER ('x' = 0-3)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 CSADDR<15:0>: Base Address for Device bits

Address in physical memory, which will select the external device.

bit 15-0 Unimplemented: Read as '0'

FIGURE 26-4: FORMAT OF BD_SRCADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_SCRADDR<31:24>						
23-16		BD_SCRADDR<23:16>						
15-8		BD_SCRADDR<15:8>						
7-0				BD_SCRA	DDR<7:0>			

bit 31-0 **BD_SCRADDR:** Buffer Source Address

The source address of the buffer that needs to be passed through the PE-CRDMA for encryption or authentication. This address must be on a 32-bit boundary.

FIGURE 26-5: FORMAT OF BD_DSTADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_DSTADDR<31:24>						
23-16		BD_DSTADDR<23:16>						
15-8		BD_DSTADDR<15:8>						
7-0				BD_DSTAI	DDR<7:0>			

bit 31-0 BD_DSTADDR: Buffer Destination Address

The destination address of the buffer that needs to be passed through the PE-CRDMA for encryption or authentication. This address must be on a 32-bit boundary.

FIGURE 26-6: FORMAT OF BD_NXTADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_NXTADDR<31:24>						
23-16		BD_NXTADDR<23:16>						
15-8		BD_NXTADDR<15:8>						
7-0		BD_NXTADDR<7:0>						

bit 31-0 **BD_NXTADDR:** Next BD Pointer Address Has Next Buffer Descriptor The next buffer can be a next segment of the previous buffer or a new packet.

REGISTER 28-4: AD1IMOD: ADC1 INPUT MODE CONTROL REGISTER (CONTINUED)

bit 11-10	SH5MOD<1:0>: Input Configuration for S&H 5 (SH5) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output
bit 9-8	SH4MOD<1:0>: Input Configuration for S&H 4 (SH4) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output
bit 7-6	SH3MOD<1:0>: Input Configuration for S&H 3 (SH3) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output
bit 5-4	SH2MOD<1:0>: Input Configuration for S&H 2 (SH2) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output
bit 3-2	SH1MOD<1:0>: Input Configuration for S&H 1 (SH1) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output
bit 1-0	SHOMOD<1:0>: Input Configuration for S&H 0 (SH0) Select bits 11 = Differential inputs, two's complement (signed) data output 10 = Differential inputs, unipolar encoded (unsigned) data output 01 = Single ended inputs, two's complement (signed) data output 00 = Single ended inputs, unipolar encoded (unsigned) data output

- **Note 1:** Alternate inputs are only available for Class 1 Inputs.
 - 2: When an alternate input is selected (SHxALT<1:0> ≠ 0), the data, status, and control registers for the default Class 1 input are still used. Selecting an alternate input changes the physical input source only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	S/HC-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	ABAT	REQOP<2:0>		
23:16	R-1	R-0	R-0	R/W-0	U-0	U-0	U-0	U-0
	OPMOD<2:0>			CANCAP	—	—	—	—
45.0	R/W-0	U-0	R/W-0	U-0	R-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	—	SIDLE	—	CANBUSY	—	—	—
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_	_			DNCNT<4:0>		

REGISTER 29-1: CiCON: CAN MODULE CONTROL REGISTER

Legend:	HC = Hardware Clear	S = Settable bit	
R = Readable bit	W = Writable bit	P = Programmable bit	r = Reserved bit
U = Unimplemented bit	t -n = Bit Value at POR: ('	0'. '1'. x = Unknown)	

bit 31-28 Unimplemented: Read as '0'

bit 27 **ABAT:** Abort All Pending Transmissions bit

- 1 = Signal all transmit buffers to abort transmission
- 0 = Module will clear this bit when all transmissions aborted

bit 26-24 REQOP<2:0>: Request Operation Mode bits

- 111 = Set Listen All Messages mode
- 110 = Reserved Do not use
- 101 = Reserved Do not use
- 100 = Set Configuration mode
- 011 = Set Listen Only mode
- 010 = Set Loopback mode
- 001 = Set Disable mode
- 000 = Set Normal Operation mode

bit 23-21 OPMOD<2:0>: Operation Mode Status bits

- 111 = Module is in Listen All Messages mode
- 110 = Reserved
- 101 = Reserved
- 100 = Module is in Configuration mode
- 011 = Module is in Listen Only mode
- 010 = Module is in Loopback mode
- 001 = Module is in Disable mode
- 000 = Module is in Normal Operation mode

bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit

- 1 = CANTMR value is stored on valid message reception and is stored with the message
- 0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power
- bit 19-16 Unimplemented: Read as '0'
- bit 15 **ON:** CAN On bit⁽¹⁾
 - 1 = CAN module is enabled
 - 0 = CAN module is disabled
- bit 14 Unimplemented: Read as '0'
- **Note 1:** If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

32.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- Output can be connected to a pin

A block diagram of the CVREF module is illustrated in Figure 32-1.





DC CHARACTI	ERISTICS		Standard (unless of Operating	Operating Conditions: 2.3V to 3.6V therwise stated) temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Parameter No.	Typical ⁽²⁾	Maximum	Units	Conditions			
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)							
DC30a	7	22	mA	4 MHz (Note 3)			
DC31a	8	24	mA	10 MHz			
DC32a	13	32	mA	60 MHz (Note 3)			
DC33a	21	42	mA	130 MHz (Note 3)			
DC34	26	48	mA	180 MHz (Note 3)			
DC35	28	52	mA	200 MHz			

TABLE 37-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to VSS, PBCLKx divisor = 1:128 ('x' ≠ 7)
- CPU is in Idle mode (CPU core Halted)
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.





TABLE 37-23: I/O TIMING REQUIREMENTS

			erating Conditions: 2.3V to 3.6V					
AC CHAI	RACTERIS	STICS	Operating tem	wise state perature	ed) -40°C ≤ Ta	≤ +85°C fo	or Industria	I
Param. No.	Symbol	Characteristics ⁽²⁾		Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
DO31	DO31 TIOR Port Output Rise Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-7, RB11, RB13 RC12-RC15		_	_	9.5	ns	CLOAD = 50 pF	
RD0, RD6-RD7, RD11, RD RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8 RJ0-RJ2, RJ8, RJ9, RJ11		11, RD14 6, RH8-RH13 RJ11	_	_	6	ns	Cload = 20 pF	
		Port Output Rise T I/O Pins: 8x Source Driver Pir RA0-RA2, RA4, RA4 RB8-RB10, RB12, R RC1-RC4 RD1-RD5, RD9, RD	ime 5 8B14, RB15 10, RD12,	_	Ι	8	ns	Cload = 50 pF
		RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RI RJ3-RJ7, RJ10, RJ12-RJ1 RK0-RK7 Port Output Rise Time I/O Pins: 12X Source Driver Pins -	12, RF13 9 114, RH15 12-RJ15	_	_	6	ns	CLOAD = 20 pF
			ime ins -	_	_	3.5	ns	Cload = 50 pF
		RA6, RA7 RE0-RE3 RF1 RG12-RG14		_	_	2	ns	CLOAD = 20 pF

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.



FIGURE 37-17: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



TABLE 37-35: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

АС СНА	RACTER	ISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param. No.	Symbol	Characteristics		Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—	
			400 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—	
			1 MHz mode (Note 2)	TPBCLK2 * (BRG + 2)	_	μs	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—	
			400 kHz mode	TPBCLK2 * (BRG + 2)	_	μS	—	
			1 MHz mode (Note 2)	TPBCLK2 * (BRG + 2)		μS	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)		100	ns		

Note 1: BRG is the value of the I²C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.

144-Lead Plastic Thin Quad Flatpack (PH)-16x16x1mm Body, 2.00 mm Footprint [TQFP]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



DETAIL A

	MILLIMETERS					
Dimensior	Limits	MIN	NOM	MAX		
Number of Pins	Ν		144			
Lead Pitch	е		0.40 BSC			
Overall Height	Α	-	-	1.20		
Molded PackageThickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Overall Width	D	18.00 BSC				
Overall Length	E	18.00 BSC				
Molded Body Width	D1		16.00 BSC			
Molded Body Length	E1		16.00 BSC			
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.13	-	0.23		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-155B Sheet 2 of 2

A.7 Interrupts and Exceptions

TABLE A-8:

The key difference between Interrupt Controllers in PIC32MX5XX/6XX/7XX devices and PIC32MZ devices concerns vector spacing. Previous PIC32MX devices had fixed vector spacing, which is adjustable in set increments, and every interrupt had the same amount of space. PIC32MZ devices replace this with a variable offset spacing, where each interrupt has an offset register to determine where to begin execution.

INTERRUPT DIFFERENCES

In addition, the IFSx, IECx, and IPCx registers for old peripherals have shifted to different registers due to new peripherals. Please refer to **Section 7.0 "CPU Exceptions and Interrupt Controller"** to determine where the interrupts are now located.

Table A-8 lists differences (indicated by **Bold** type) in the registers that will affect software migration.

PIC32MX5XX/6XX/7XX Feature	PIC32MZ Feature					
Vector	Spacing					
On PIC32MX devices, the vector spacing was determined by the VS field in the CPU core.	On PIC32MZ devices, the vector spacing is variable and determined by the Interrupt controller. The VOFFx<17:1> bits in the OFFx register are set to the offset from EBASE where the interrupt service routine is located.					
VS<4:0> (IntCtI<9:5>: CP0 Register 12, Select 1) 10000 = 512-byte vector spacing 01000 = 256-byte vector spacing 00100 = 128-byte vector spacing 00010 = 64-byte vector spacing 00001 = 32-byte vector spacing 00000 = 0-byte vector spacing	VOFFx<17:1> (OFFx<17:1>) Interrupt Vector 'x' Address Offset bits					
Shadow Register Sets						
On PIC32MX devices, there was one shadow register set which could be used during interrupt processing. Which interrupt priority could use the shadow register set was determined by the FSRS- SEL field in DEVCFG3 and SS0 on INTCON.	On PIC32MZ devices, there are seven shadow register sets, and each priority level can be assigned a shadow register set to use via the PRIxSS<3:0> bits in the PRISS register. The SS0 bit is also moved to PRISS<0>.					
FSRSSEL<2:0> (DEVCFG3<18:16>) 111 = Assign Interrupt Priority 7 to a shadow register set 110 = Assign Interrupt Priority 6 to a shadow register set • • 001 = Assign Interrupt Priority 1 to a shadow register set 000 = All interrupt priorities are assigned to a shadow register set	PRIxSS<3:0> PRISS <y:z> 1xxx = Reserved (by default, an interrupt with a priority level of x uses Shadow Set 0) 0111 = Interrupt with a priority level of x uses Shadow Set 7 0110 = Interrupt with a priority level of x uses Shadow Set 6 • • 0001 = Interrupt with a priority level of x uses Shadow Set 1 0000 = Interrupt with a priority level of x uses Shadow Set 0</y:z>					
SS0 (INTCON<16>) 1 = Single vector is presented with a shadow register set 0 = Single vector is not presented with a shadow register set	SS0 (PRISS<0>) 1 = Single vector is presented with a shadow register set 0 = Single vector is not presented with a shadow register set					
Sta	tus					
PIC32MX devices, the VEC<5:0> bits show which interrupt is being serviced.	On PIC32MZ devices, the SIRQ<7:0> bits show the IRQ number of the interrupt last serviced.					
VEC<5:0> (INTSTAT<5:0>) 11111-00000 = The interrupt vector that is presented to the CPU	SIRQ<7:0> (INTSTAT<7:0>) 11111111-00000000 = The last interrupt request number serviced by the CPU					

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support