



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	1MB (1M x 8)
rogram Memory Type	FLASH
EPROM Size	-
RAM Size	512K x 8
/oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm100t-i-pt

### **Table of Contents**

1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	37
3.0	CPU	47
4.0	Memory Organization	59
5.0	Flash Program Memory	97
6.0	Resets	
7.0	CPU Exceptions and Interrupt Controller	113
8.0	Oscillator Configuration	149
9.0	Prefetch Module	161
10.0	Direct Memory Access (DMA) Controller	165
11.0	Hi-Speed USB with On-The-Go (OTG)	189
12.0	I/O Ports	237
13.0	Timer1	273
14.0	Timer2/3, Timer4/5, Timer6/7, and Timer8/9	277
15.0	Deadman Timer (DMT)	283
16.0	Watchdog Timer (WDT)	291
17.0	Input Capture	295
	Output Compare	
19.0	Serial Peripheral Interface (SPI) and Inter-IC Sound (I <sup>2</sup> S)	305
	Serial Quad Interface (SQI)	
	Inter-Integrated Circuit (I <sup>2</sup> C)	
22.0	Universal Asynchronous Receiver Transmitter (UART)	347
23.0	Parallel Master Port (PMP)	355
24.0	External Bus Interface (EBI)	365
	Real-Time Clock and Calendar (RTCC)	
26.0	Crypto Engine	383
	Random Number Generator (RNG)	
	Pipelined Analog-to-Digital Converter (ADC)	
29.0	Controller Area Network (CAN)	439
30.0	Ethernet Controller	477
	Comparator	
32.0	Comparator Voltage Reference (CVREF)	525
33.0	Power-Saving Features	529
	Special Features	
35.0	Instruction Set	559
	Development Support	
37.0	Electrical Characteristics	565
	AC and DC Characteristics Graphs	
	Packaging Information	
	Microchip Web Site	
	tomer Change Notification Service	
	tomer Support	
Prod	duct Identification System	664

TABLE 4-21: SYSTEM BUS TARGET 13 REGISTER MAP

ess			Bits																
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All
	SBT13ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
D420	SBITSELUGT	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
D 40 4	SBT13ELOG2	31:16	_	_	_	_	_	_	_	_	1	_	_	_	_	_	_	_	0000
D424	SB113ELUG2	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
D 400	SBT13ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
B428	SBITSECON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D 420	SBT13ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D430	SBI ISECLAS	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
D 420	SBT13ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D430	SBTTSECLRIVI	15:0	_	_	_	_	_		1	I	1	1	1	_	_	_		CLEAR	0000
B440	SBT13REG0	31:16								BA	SE<21:6>								xxxx
D440	SBITSREGU	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
D450	SBT13RD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
B450	3B113RD0	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
D.450	CDT42WD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
B458	SBT13WR0	15:0	_	_	_	_	_	_	_	-		_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	-
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		-	_	_	-	_		
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_	_	_	_	_	_	_	CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit

A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

**Note:** Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_		_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_		_			_		CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Multiple Errors on Read bit

Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

### 5.1 Flash Control Registers

### TABLE 5-1: FLASH CONTROLLER REGISTER MAP

Second   S		0		AOI 1 OO 1																
NVMCON(1)	ess		•								Е	Bits								8
NVMCON   15:0	Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
15:0   WR   WREN   WREN   LVDERR     -   SWP     NVMOP<	0600	NVMCON(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0610   NVMKEY   15:0   NVMADDR(1)   15:0   NVMADDR(31:0>   000   NVMADDR(31:0>   000   NVMADDR(31:0>   000   NVMADDR(31:0>   000   NVMADATA    15:0   NVMADATA    1	0000	144100014	15:0	WR	WREN	WRERR	LVDERR	_	_	_	_	SWAP		_	_		NVMO	P<3:0>		0000
0620   NVMADDR(1)   31:16   15:0	0610	NVMKEY									NVMKE	EY<31:0>								0000
0630   NVMDATA0   15:0   NVMDATA1   31:16   15:0   NVMDATA1       000	0620	NVMADDR <sup>(1)</sup>	31:16		0000															
0640         NVMDATA1         15:0         NVMDATA2         000           0650         NVMDATA2         31:16         15:0         NVMDATA3         000           0660         NVMDATA3         31:16         NVMDATA3         000           0670         NVMSRC ADDR         31:16         NVMSRCADDR         000           0680         NVMPWP(1)         31:16         PWPULOCK         -<	0630	NVMDATA0									NVMDA	ΓA0<31:0>								0000
0650         NVMDATA2         15:0         NVMDATA3         000           0660         NVMDATA3         31:16         15:0         NVMSRCADDR         000           0670         NVMSRC ADDR         15:0         NVMSRCADDR         000           0680         NVMPWP(1)         31:16 PWPULOCK         - </td <td>0640</td> <td>NVMDATA1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>NVMDA<sup>-</sup></td> <td>ΓA1&lt;31:0&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	0640	NVMDATA1									NVMDA <sup>-</sup>	ΓA1<31:0>								0000
0660         NVMDATA3         15:0         NVMDATA3         000           0670         NVMSRC ADDR         31:16	0650	NVMDATA2									NVMDA	ΓA2<31:0>								0000
0670         ADDR         15:0         NVMSRCADDR         31:0>           0680         NVMPWP(1)         31:16         PWPULOCK         - </td <td>0660</td> <td>NVMDATA3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>NVMDA</td> <td>ΓA3&lt;31:0&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	0660	NVMDATA3									NVMDA	ΓA3<31:0>								0000
0680 NVMPVPF <sup>1</sup> 15:0 PWP<15:0> 000 0690 NVMBWP(1) 31:16 000	0670				NVMSRCADDR<31:0> 0000 0000															
0690 NVMBWP(1) 31:16 000	0680	NVMPWP <sup>(1)</sup>		PWPULOCK	_	_	_	_	_	_		<15:0>			PWP<2	3:16>				8000
10690 I NVMBWP(1)		(4)		_	_	_	_	_	_	_		_		_	_	_	_	_	_	0000
	0690	NVMBWP <sup>(1)</sup>																		

PIC32MZ Embedded Connectivity (EC) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

#### REGISTER 8-4: REFOXCON: REFERENCE OSCILLATOR CONTROL REGISTER (x = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31.24	_			I	RODIV<14:8	>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10		RODIV<7:0>											
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC					
15:8	ON <sup>(1)</sup>	-	SIDL	OE	RSLP <sup>(2)</sup>	-	DIVSWEN	ACTIVE <sup>(1)</sup>					
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0						ROSEL	<3:0> <sup>(3)</sup>						

Legend:HC = Hardware ClearableHS = Hardware SettableR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-16 RODIV<14:0> Reference Clock Divider bits

The value selects the reference clock divider bits (see Figure 8-1 for details). A value of '0' selects no divider.

bit 15 **ON:** Output Enable bit<sup>(1)</sup>

1 = Reference Oscillator Module enabled

0 = Reference Oscillator Module disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Peripheral Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on REFCLKOx pin

0 = Reference clock is not driven out on REFCLKOx pin

bit 11 RSLP: Reference Oscillator Module Run in Sleep bit<sup>(2)</sup>

1 = Reference Oscillator Module output continues to run in Sleep

0 = Reference Oscillator Module output is disabled in Sleep

bit 10 Unimplemented: Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress

0 = Divider switch is complete

bit 8 **ACTIVE:** Reference Clock Request Status bit<sup>(1)</sup>

1 = Reference clock request is active

0 = Reference clock request is not active

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits<sup>(3)</sup>

1111 = Reserved

:

1001 = BFRC

1000 = REFCLKIx

0111 = System PLL output

0110 = Reserved

0101 = Sosc

0100 = LPRC

0011 = FRC

0010 = Posc

0001 = PBCLK1

0000 = SYSCLK

**Note 1:** Do not write to this register when the ON bit is not equal to the ACTIVE bit.

2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.

3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

## REGISTER 11-11: USBIENCSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3 (ENDPOINT 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
31.24		RXFIFC	)SZ<3:0>			TXFIFO	SZ<3:0>			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_	_	_	_	_	_	_		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
13.6				RXINTE	RV<7:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	SPEE	D<1:0>	PROTO	COL<1:0>	TEP<3:0>					

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-28 RXFIFOSZ<3:0>: Receive FIFO Size bits

1111 = Reserved

1110 = Reserved

1101 = 8192 bytes

1100 = 4096 bytes

•

•

0011 = 8 bytes

0010 = Reserved

0001 = Reserved

0000 = Reserved or endpoint has not been configured

This register only has this interpretation when dynamic sizing is not selected. It is not valid where dynamic FIFO sizing is used.

#### bit 27-24 TXFIFOSZ<3:0>: Transmit FIFO Size bits

1111 = Reserved

1110 = Reserved

1101 = 8192 bytes

1100 = 4096 bytes

•

•

•

0011 = 8 bytes

0010 = Reserved

0001 = Reserved

0000 = Reserved or endpoint has not been configured

This register only has this interpretation when dynamic sizing is not selected. It is not valid where dynamic FIFO sizing is used.

### bit 23-16 Unimplemented: Read as '0'

TABLE 12-5: PORTC REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess										Bits									
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	ANSELC	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_		0000
0200	7 II TOLLO	15:0	_	_	_	_			_		_	_		ANSC4	ANSC3	ANSC2	ANSC1		001E
0210	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0210	111100	15:0	TRISC15	TRISC14	TRISC13	TRISC12			_		_	_		TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
0220	PORTC	31:16	_	_	_	_		_		_	_	_	_	_	_	_	_		0000
0220	TORTO	15:0	RC15	RC14	RC13	RC12	_	_	-	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
0230	LATC	31:16	_	_	_	_			_		_	_		_	_	_	_	_	0000
0230	LAIC	15:0	LATC15	LATC14	LATC13	LATC12						_		LATC4	LATC3	LATC2	LATC1	_	xxxx
0240	ODCC	31:16	_	_	_	_			_		_	_		_	_	_	_	_	0000
0240	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	-	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000
0250	CNPUC	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	0000
0230	CIVI OC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	_	_	-	_	_	_	_	CNPUC4	CNPUC3	CNPUC2	CNPUC1	_	0000
0260	CNPDC	31:16	_	1	1	1	_	1	1	1	I	_	-	_	1	1	_	_	0000
0200	CINFDC	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	_	1	1	1	I	_	-	CNPDC4	CNPDC3	CNPDC2	CNPDC1	_	0000
0270	CNCONC	31:16	_	1	1	1	_	1	1	1	I	_	-	_	1	1	_	_	0000
0270	CINCOINC	15:0	ON	1	SIDL	1	_	1	1	1	I	_	-	_	1	1	_	_	0000
0280	CNENC	31:16	_	_		_	_	_	I	_	_	_	_	_	_	_	_	_	0000
0200	CINEINO	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	_	_	I	_	_	_	_	CNIEC4	CNIEC3	CNIEC2	CNIEC1	_	0000
0200	CNETATO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0290	CNSTATC	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	_	_	_	_	_	_	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for

PIC32MZ Embedded Connectivity (EC) Family

TABLE 12-18: PORTJ REGISTER MAP FOR 124-PIN DEVICES ONLY

ess	_	a)								Bits									
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSELJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	71110220	15:0	_		_		ANSJ11		ANSJ9	ANSJ8		_	_	_	_	_	_	_	0B00
0810	TRISJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
00.0		15:0	_	_	_		TRISJ11	_	TRISJ9	TRISJ8	_	_	_	TRISJ4	I	TRISJ2	TRISJ1	TRISJ0	0B17
0820	PORTJ	31:16			_		_		_	_			_	_	_	_	_		0000
0020		15:0			_		RJ11		RJ9	RJ8			_	RJ4	_	RJ2	RJ1	RJ0	XXXX
0830	LATJ	31:16	_		_		_			_			_	_	_	_	_	_	0000
		15:0	_		_		LATJ11		LATJ9	LATJ8			_	LATJ4	_	LATJ2	LATJ1	LATJ0	XXXX
0840	ODCJ	31:16	_		_		_			_			_	_	_	_	_	_	0000
		15:0	_		_		ODCJ11		ODCJ9	ODCJ8			_	ODCJ4	_	ODCJ2	ODCJ1	ODCJ0	0000
0850	CNPUJ	31:16	_		_		_		_	_			_	_	_	_	_		0000
		15:0	_		_		CNPUJ11		CNPUJ9	CNPUJ8			_	CNPUJ4	_	CNPUJ2	CNPUJ1		_
0860	CNPDJ	31:16	_		_		_		_	_			_	_	_	_	_		0000
		15:0	_		_		CNPDJ11		CNPDJ9	CNPDJ8			_	CNPDJ4	_	CNPDJ2	CNPDJ1	CNPDJ0	_
0870	CNCONJ	31:16	_		_		_			_			_	_	_	_		_	0000
		15:0	ON		SIDL		_			_			_	_	_	_		_	0000
0880	CNENJ	31:16	_		_		_		_	_			_	_	_	_	_		0000
		15:0			_		CNIEJ11		CNIEJ9	CNIEJ8		_	_	CNIEJ4	_	CNIEJ2	CNIEJ1	CNIEJ0	0000
		31:16	_		_		_		_	_			_	_	_	_	_		0000
0890	CNSTATJ	15:0	_	_	_	_	CN STATJ11	_	CN STATJ9	CN STATJ8	_	_	_	CN STATJ4	_	CN STATJ2	CN STATJ1	CN STATJ0	0000

Legend

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

Connectivity (EC) Family

			(==)	
NOTES:				

#### REGISTER 26-3: CEBDADDR: CRYPTO ENGINE BUFFER DESCRIPTOR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
31:24				BDPADDR	<31:24>									
22.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
23:16	BDPADDR<23:16>													
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
15:8				BDPADDF	R<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
7:0				BDPADD	R<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 BDPADDR<31:0>: Current Buffer Descriptor Process Address Status bits

These bits contain the current descriptor address that is being processed by the Buffer Descriptor Processor (BDP).

## REGISTER 26-4: CEBDPADDR: CRYPTO ENGINE BUFFER DESCRIPTOR PROCESSOR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	BASEADDR<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	BASEADDR<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	BASEADDR<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				BASEADE	DR<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 BASEADDR<31:0>: Buffer Descriptor Base Address bits

These bits contain the physical address of the first Buffer Descriptor in the Buffer Descriptor chain. When enabled, the Crypto DMA begins fetching Buffer Descriptors from this address.

#### REGISTER 29-7: CIRXOVF: CAN RECEIVE FIFO OVERFLOW STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 RXOVF<31:0>: FIFOn Receive Overflow Interrupt Pending bit

1 = FIFO has overflowed 0 = FIFO has not overflowed

#### **REGISTER 29-8: CITMR: CAN TIMER REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	CANTS<15:8>										
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	CANTS<7:0>										
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	CANTSPRE<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				CANTSPR	RE<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CANTS<15:0>: CAN Time Stamp Timer bits

This is a free-running timer that increments every CANTSPRE system clocks when the CANCAP bit (CiCON<20>) is set.

bit 15-0 CANTSPRE<15:0>: CAN Time Stamp Timer Prescaler bits

1111 1111 1111 = CAN time stamp timer (CANTS) increments every 65,535 system clocks

•

•

•

0000 0000 0000 0000 = CAN time stamp timer (CANTS) increments every system clock

**Note 1:** CiTMR will be frozen when CANCAP = 0.

2: The CiTMR prescaler count will be reset on any write to CiTMR (CANTSPRE will be unaffected).

#### REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	FLTEN3	MSEL3<1:0>			FSEL3<4:0>					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	FLTEN2	MSEL2<1:0>		FSEL2<4:0>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	FLTEN1	MSEL1<1:0>		FSEL1<4:0>						
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	FLTEN0	MSEL0<1:0>		FSEL0<4:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN3: Filter 3 Enable bit

1 = Filter is enabled0 = Filter is disabled

bit 30-29 MSEL3<1:0>: Filter 3 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL3<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

\_

\_

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN2: Filter 2 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL2<1:0>: Filter 2 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL2<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### REGISTER 29-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2 (CONTINUED)

```
bit 15
           FLTEN9: Filter 9 Enable bit
           1 = Filter is enabled
           0 = Filter is disabled
bit 14-13 MSEL9<1:0>: Filter 9 Mask Select bits
           11 = Acceptance Mask 3 selected
           10 = Acceptance Mask 2 selected
           01 = Acceptance Mask 1 selected
           00 = Acceptance Mask 0 selected
bit 12-8
          FSEL9<4:0>: FIFO Selection bits
           11111 = Message matching filter is stored in FIFO buffer 31
           11110 = Message matching filter is stored in FIFO buffer 30
           00001 = Message matching filter is stored in FIFO buffer 1
           00000 = Message matching filter is stored in FIFO buffer 0
bit 7
           FLTEN8: Filter 8 Enable bit
           1 = Filter is enabled
           0 = Filter is disabled
bit 6-5
           MSEL8<1:0>: Filter 8 Mask Select bits
           11 = Acceptance Mask 3 selected
           10 = Acceptance Mask 2 selected
           01 = Acceptance Mask 1 selected
           00 = Acceptance Mask 0 selected
bit 4-0
          FSEL8<4:0>: FIFO Selection bits
           11111 = Message matching filter is stored in FIFO buffer 31
           11110 = Message matching filter is stored in FIFO buffer 30
           00001 = Message matching filter is stored in FIFO buffer 1
           00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### **REGISTER 29-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	FLTEN27	MSEL27<1:0>			FSEL27<4:0>					
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	FLTEN26	MSEL26<1:0>		FSEL26<4:0>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	FLTEN25	MSEL2	25<1:0>	FSEL25<4:0>						
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	FLTEN24	MSEL2	24<1:0>	FSEL24<4:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN27: Filter 27 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL27<1:0>: Filter 27 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL27<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN26: Filter 26 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL26<1:0>: Filter 26 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL26<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### REGISTER 29-21: CIFIFOINTn: CAN FIFO INTERRUPT REGISTER (n = 0 THROUGH 31)

bit 9 **TXHALFIF:** FIFO Transmit FIFO Half Empty Interrupt Flag bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit Buffer)

1 = FIFO is ≤ half full

0 = FIFO is > half full

 $\overline{\text{TXEN}} = 0$ : (FIFO configured as a Receive Buffer)

Unused, reads '0'

bit 8 **TXEMPTYIF:** Transmit FIFO Empty Interrupt Flag bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit Buffer)

1 = FIFO is empty

0 = FIFO is not empty, at least 1 message queued to be transmitted

TXEN = 0: (FIFO configured as a Receive Buffer)

Unused, reads '0'

bit 7-4 **Unimplemented:** Read as '0'

bit 3 RXOVFLIF: Receive FIFO Overflow Interrupt Flag bit

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = Overflow event has occurred

0 = No overflow event occured

bit 2 **RXFULLIF:** Receive FIFO Full Interrupt Flag bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is full

0 = FIFO is not full

bit 1 RXHALFIF: Receive FIFO Half Full Interrupt Flag bit (1)

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is ≥ half full

0 = FIFO is < half full

bit 0 RXNEMPTYIF: Receive Buffer Not Empty Interrupt Flag bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is not empty, has at least 1 message

0 = FIFO is empty

Note 1: This bit is read-only and reflects the status of the FIFO.

#### REGISTER 30-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	HT<31:24>										
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	HT<23:16>										
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	HT<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0			_	HT<	7:0>	_	_				

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

#### REGISTER 30-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
	31/23/13/1	30/22/14/0	29/21/13/3	20/20/12/4	21/19/11/3	20/10/10/2	23/1//3/1	24/10/0/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	HT<63:56>										
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	HT<55:48>										
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
13.6	HT<47:40>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				HT<3	9:32>						

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **HT<63:32>:** Hash Table Bytes 4-7 bits

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

## REGISTER 30-25: EMAC1IPGT: ETHERNET CONTROLLER MAC BACK-TO-BACK INTERPACKET GAP REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7.0	_			B2	BIPKTGP<6:0	)>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-7 Unimplemented: Read as '0'

bit 6-0 **B2BIPKTGP<6:0>:** Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps).

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

# REGISTER 34-9: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER (CONTINUED)

- bit 13

  EBIWEEN: EBIWE Pin Enable bit

  1 = EBIWE pin is enabled for use by the EBI module
  0 = EBIWE pin is available for general use

  bit 12

  EBIOEEN: EBIOE Pin Enable bit
  - $1 = \overline{\text{EBIOE}}$  pin is enabled for use by the EBI module
    - 0 = EBIOE pin is available for general use
- bit 11-10 **Unimplemented:** Read as '0' bit 9 **FRIRSFN1:** FRIBS1 Pin Enable
  - **EBIBSEN1:** EBIBS1 Pin Enable bit

    1 = EBIBS1 pin is enabled for use by the EBI module
  - 0 = EBIBS1 pin is available for general use
- bit 8 EBIBSEN0: EBIBSO Pin Enable bit
  - $1 = \overline{\text{EBIBS0}}$  pin is enabled for use by the EBI module
  - 0 = EBIBS0 pin is available for general use
- bit 7 EBICSEN3: EBICS3 Pin Enable bit
  - $1 = \overline{\mathsf{EBICS3}}$  pin is enabled for use by the EBI module
  - 0 = EBICS3 pin is available for general use
- bit 6 EBICSEN2: EBICS2 Pin Enable bit
  - $1 = \overline{\mathsf{EBICS2}}$  pin is enabled for use by the EBI module
  - $0 = \overline{\mathsf{EBICS2}}$  pin is available for general use
- bit 5 EBICSEN1: EBICS1 Pin Enable bit
  - $1 = \overline{\mathsf{EBICS1}}$  pin is enabled for use by the EBI module
  - 0 = EBICS1 pin is available for general use
- bit 4 EBICSEN0: EBICSO Pin Enable bit
  - $1 = \overline{\mathsf{EBICS0}}$  pin is enabled for use by the EBI module
  - $0 = \overline{\mathsf{EBICS0}}$  pin is available for general use
- bit 3-2 Unimplemented: Read as '0'
- bit 1 EBIDEN1: EBI Data Upper Byte Pin Enable bit
  - 1 = EBID<15:8> pins are enabled for use by the EBI module
  - 0 = EBID<15:8> pins have reverted to general use
- bit 0 **EBIDENO:** EBI Data Lower Byte Pin Enable bit
  - 1 = EBID<7:0> pins are enabled for use by the EBI module
  - 0 = EBID<7:0> pins have reverted to general use

**Note:** When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

**TABLE 37-18: SYSTEM TIMING REQUIREMENTS** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics	Minimum	Typical	Maximum	Units	Conditions	
OS51	Fsys	System Frequency	DC	_	200	MHz	USB module disabled	
			30	_	200	MHz	USB module enabled	
OS55a	Fрв	Peripheral Bus Frequency	DC	_	100	MHz	For PBCLKx, 'x' ≠ 7	
OS55b			DC	_	200	MHz	For PBCLK7	
OS56	FREF	Reference Clock Frequency	_	_	50	MHz	For REFCLK1, 3, 4 and REFCLKO1, 3, 4 pins	

#### **TABLE 37-19: PLL CLOCK TIMING SPECIFICATIONS**

AC CHARACTERISTICS			(unless of	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>		Min.	Тур.	Max.	Units	Conditions	
OS50	FIN	PLL Input Frequency Range		5	_	64	MHz	ECPLL, HSPLL, FRCPLL modes	
OS52	TLOCK	PLL Start-up Time (L	ock Time)	_	_	100	μs	_	
OS53	DCLK	CLKO Stability <sup>(2)</sup> (Period Jitter or Cumulative)		-0.25	_	+0.25	%	Measured over 100 ms period	
OS54	FVco	PLL Vco Frequency Range		350	_	700	MHz	_	
OS54a	FPLL	PLL Output Frequen	cy Range	10	_	200	MHz	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{PBCLK2}{CommunicationClock}}}$$

For example, if PBCLK2 = 100 MHz and SPI bit rate = 50 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{100}{50}}} = \frac{D_{CLK}}{1.41}$$

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support