

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	98
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
Nounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm124-i-tl

TABLE 5: PIN NAMES FOR 144-PIN DEVICES (CONTINUED)

144-PIN LQFP AND TQFP (TOP VIEW)

PIC32MZ0512EC(E/F/K)144 PIC32MZ1024EC(G/H/M)144 PIC32MZ1024EC(E/F/K)144 PIC32MZ2048EC(G/H/M)144

144

1

Pin Number	Full Pin Name
73	VBUS
74	VUSB3V3
75	Vss
76	D-
77	D+
78	RPF3/USBID/RF3
79	SDA3/RPF2/RF2
80	SCL3/RPF8/RF8
81	ERXD0/RH8
82	ERXD3/RH9
83	ECOL/RH10
84	EBIRDY2/RH11
85	SCL2/RA2
86	EBIRDY1/SDA2/RA3
87	EBIA14/PMCS1/PMA14/RA4
88	VDD
89	Vss
90	EBIA9/RPF4/SDA5/PMA9/RF4
91	EBIA8/RPF5/SCL5/PMA8/RF5
92	EBIA18/RK4
93	EBIA19/RK5
94	EBIA20/RK6
95	RPA14/SCL1/RA14
96	RPA15/SDA1/RA15
97	EBIA15/RPD9/PMCS2/PMA15/RD9
98	RPD10/SCK4/RD10
99	EMDC/RPD11/RD11
100	ECRS/RH12
101	ERXDV/ECRSDV/RH13
102	RH14
103	EBIA23/RH15
104	RPD0/RTCC/INT0/RD0
105	SOSCI/RPC13/RC13
106	SOSCO/RPC14/T1CK/RC14
107	VDD
108	Vss
Note 1:	The RPn pins can be used by remappable peripherals. Se

Pin Number	Full Pin Name
109	RPD1/SCK1/RD1
110	EBID14/RPD2/PMD14/RD2
111	EBID15/RPD3/PMD15/RD3
112	EBID12/RPD12/PMD12/RD12
113	EBID13/PMD13/RD13
114	ETXERR/RJ0
115	EMDIO/RJ1
116	EBIRDY3/RJ2
117	EBIA22/RJ3
118	SQICS0/RPD4/RD4
119	SQICS1/RPD5/RD5
120	ETXEN/RPD6/RD6
121	ETXCLK/RPD7/RD7
122	VDD
123	Vss
124	EBID11/RPF0/PMD11/RF0
125	EBID10/RPF1/PMD10/RF1
126	EBIA21/RK7
127	EBID9/RPG1/PMD9/RG1
128	EBID8/RPG0/PMD8/RG0
129	TRCLK/SQICLK/RA6
130	TRD3/SQID3/RA7
131	EBICS0/RJ4
132	EBICS1/RJ5
133	EBICS2/RJ6
134	EBICS3/RJ7
135	EBID0/PMD0/RE0
136	Vss
137	VDD
138	EBID1/PMD1/RE1
139	TRD2/SQID2/RG14
140	TRD1/SQID1/RG12
141	TRD0/SQID0/RG13
142	EBID2/PMD2/RE2
143	EBID3/RPE3/PMD3/RE3
144	EBID4/AN18/PMD4/RE4

Item 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select (PPS)" for restrictions.

3: Shaded pins are 5V tolerant.

^{2:} Every I/O port pin (RAx-RKx) can be used as a change notification pin (CNAx-CNKx). See Section 12.0 "I/O Ports" for more information.

TABLE 1-1: ADC1 PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Nu	mber								
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description				
AN36	_	_	B4	8	I	Analog	Analog Input Channels				
AN37	_	_	B12	27	I	Analog					
AN38		_	B17	43	I	Analog					
AN39	_	_	A22	44	I	Analog					
AN40	_	_	A30	65	I	Analog					
AN41	_	_	B26	66	I	Analog					
AN42	_	_	A31	67	I	Analog					
AN45	11	20	B11	25	I	Analog					
AN46	17	26	B14	37	I	Analog					
AN47	18	27	A19	38	I	Analog]				
AN48	21	32	B18	47	I	Analog]				
AN49	22	33	A23	48	I	Analog					

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels

ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-transistor Logic input buffer
O = Output
PPS = Peripheral Pin Select

 $\begin{array}{ll} \mbox{Analog = Analog input} & \mbox{$P = Power} \\ \mbox{$O = Output} & \mbox{$I = Input} \\ \end{array}$

TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Nu	mber					
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description	
EBIOE	_	9	A7	13	0	_	External Bus Interface Output Enable	
EBIRDY1	_	60	B34	86	I	ST	External Bus Interface Ready Input	
EBIRDY2	_	58	A39	84	I	ST		
EBIRDY3	_	57	B45	116	I	ST		
EBIRP	_	_	_	45	0	_	External Bus Interface Flash Reset Pin	
EBIWE	_	8	B5	12	0	_	External Bus Interface Write Enable	

Legend: CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 4-6: SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS

				SBTxREG	Gy Register				SBTxRD	y Register	SBTxWR	y Register
Target Number	Target Description ⁽⁵⁾	Name	Region Base (BASE<21:0>) (see Note 2)	Physical Start Address	Region Size (SIZE<4:0>) (see Note 3)	Region Size	Priority (PRI)	Priority Level	Name	Read Permission (GROUP3, GROUP2, GROUP1, GROUP0)	Name	Write Permission (GROUP3, GROUP2, GROUP1, GROUP0)
	System Bus	SBT0REG0	R	0x1F8F0000	R	64 KB	_	0	SBT0RD0	R/W ⁽¹⁾	SBT0WR0	R/W ⁽¹⁾
0		SBT0REG1	R	0x1F8F8000	R	32 KB	_	3	SBT0RD1	R/W ⁽¹⁾	SBT0WR1	R/W ⁽¹⁾
	Flash Memory ⁽⁶⁾ :	SBT1REG0	R	0x1D000000	R ⁽⁴⁾	R ⁽⁴⁾	_	0	SBT1RD0	R/W ⁽¹⁾	SBT1WR0	0, 0, 0, 0
	Program Flash Boot Flash	SBT1REG2	R	0x1F8E0000	R	4 KB	1	2	SBT1RD2	R/W ⁽¹⁾	SBT1WR2	R/W ⁽¹⁾
	Prefetch Module	SBT1REG3	R/W	R/W	R/W	R/W	1	2	SBT1RD3	R/W ⁽¹⁾	SBT1WR3	0, 0, 0, 0
		SBT1REG4	R/W	R/W	R/W	R/W	1	2	SBT1RD4	R/W ⁽¹⁾	SBT1WR4	0, 0, 0, 0
1		SBT1REG5	R/W	R/W	R/W	R/W	1	2	SBT1RD5	R/W ⁽¹⁾	SBT1WR5	0, 0, 0, 0
		SBT1REG6	R/W	R/W	R/W	R/W	1	2	SBT1RD6	R/W ⁽¹⁾	SBT1WR6	0, 0, 0, 0
		SBT1REG7	R/W	R/W	R/W	R/W	0	1	SBT1RD7	R/W ⁽¹⁾	SBT1WR7	0, 0, 0, 0
		SBT1REG8	R/W	R/W	R/W	R/W	0	1	SBT1RD8	R/W ⁽¹⁾	SBT1WR8	0, 0, 0, 0
	RAM Bank 1 Memory	SBT2REG0	R	0x00000000	R ⁽⁴⁾	R ⁽⁴⁾	_	0	SBT2RD0	R/W ⁽¹⁾	SBT2WR0	R/W ⁽¹⁾
2		SBT2REG1	R/W	R/W	R/W	R/W	_	3	SBT2RD1	R/W ⁽¹⁾	SBT2WR1	R/W ⁽¹⁾
		SBT2REG2	R/W	R/W	R/W	R/W	0	1	SBT2RD2	R/W ⁽¹⁾	SBT2WR2	R/W ⁽¹⁾
	RAM Bank 2 Memory	SBT3REG0	R ⁽⁴⁾	R ⁽⁴⁾	R ⁽⁴⁾	R ⁽⁴⁾	_	0	SBT3RD0	R/W ⁽¹⁾	SBT3WR0	R/W ⁽¹⁾
3		SBT3REG1	R/W	R/W	R/W	R/W	_	3	SBT3RD1	R/W ⁽¹⁾	SBT3WR1	R/W ⁽¹⁾
		SBT3REG2	R/W	R/W	R/W	R/W	0	1	SBT3RD2	R/W ⁽¹⁾	SBT3WR2	R/W ⁽¹⁾
	External Memory via EBI and EBI	SBT4REG0	R	0x20000000	R	64 MB	_	0	SBT4RD0	R/W ⁽¹⁾	SBT4WR0	R/W ⁽¹⁾
4	Module ⁽⁶⁾	SBT4REG2	R	0x1F8E1000	R	4 KB	0	1	SBT4RD2	R/W ⁽¹⁾	SBT4WR2	R/W ⁽¹⁾
	Peripheral Set 1:	SBT5REG0	R	0x1F800000	R	128 KB	_	0	SBT5RD0	R/W ⁽¹⁾	SBT5WR0	R/W ⁽¹⁾
	System Control Flash Control	SBT5REG1	R/W	R/W	R/W	R/W	_	3	SBT5RD1	R/W ⁽¹⁾	SBT5WR1	R/W ⁽¹⁾
5	DMT/WDT RTCC CVR PPS Input PPS Output Interrupts DMA	SBT5REG2	R/W	R/W	R/W	R/W	0	1	SBT5RD2	R/W ⁽¹⁾	SBT5WR2	R/W ⁽¹⁾

Legend:

R = Read;

R/W = Read/Write;

'x' in a register name = 0-13;

'y' in a register name = 0-8.

Note 1: Reset values for these bits are '0', '1', '1', '1', respectively.

- 2: The BASE<21:0> bits must be set to the corresponding Physical Address and right shifted by 10 bits. For Read-only bits, this value is set by hardware on Reset.
- 3: The SIZE<4:0> bits must be set to the corresponding Region Size, based on the following formula: Region Size = 2^(SIZE-1) x 1024 bytes. For read-only bits, this value is set by hardware on Reset.
- 4: Refer to the Device Memory Maps (Figure 4-1 through Figure 4-4) for specific device memory sizes and start addresses.
- 5: See Table 4-1for information on specific target memory size and start addresses.
- 6: The SBTxREG1 SFRs are reserved, and therefore, are not listed in this table for this target.

DS60001191
ğ
8
2
☆
9
ဝှ
1G-page
ğ
m
84

TABLE 4-14: SYSTEM BUS TARGET 6 REGISTER MAP

sse											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9820	SBT6ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_		_	_	_	_	0000
3020	OBTOLLOGT	15:0				INIT	TD<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
9824	SBT6ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3024	OBTOLLOGE	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
9828	SBT6ECON	31:16	_	_	_	_		_	_	ERRP	_	_	_	_	_	_	_	_	0000
3020	SBIOLOGIA	15:0	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
9830	SBT6ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	OBTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
9838	SBT6ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OBTOLOLINI	15:0	_	_	_	_	_	_	_		_	_	_	_	_	_	_	CLEAR	0000
9840	SBT6REG0	31:16		BASE<21:6>										xxxx					
00.0		15:0			BA	\SE<5:0>			PRI	_	SIZE<4:0>					_	_	_	xxxx
9850	SBT6RD0	31:16	_	_	_	_	_	_							_	_	_	_	xxxx
		15:0	_	_	_	_	_	_							GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9858	SBT6WR0	31:16	_		_	_	_	_		_					_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9860	SBT6REG1	31:16								BAS	SE<21:6>					I		1	xxxx
		15:0			BA	\SE<5:0>		I	PRI	_			SIZE<4:0	>	I	_	_	_	xxxx
9870	SBT6RD1	31:16	_	_	_										_	_	_	_	xxxx
	- ***-	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9878	SBT6WR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	-	_	<u> </u>		_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 5-4: NVMDATAX: FLASH DATA REGISTER (x = 0-3)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				NVMDA [*]	TA<31:24>			
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				NVMDA [*]	TA<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				NVMDA	ATA<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				NVMD	ATA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMDATA<31:0>: Flash Data bits

Word Program: Writes NVMDATA0 to the target Flash address defined in NVMADDR Quad Word Program: Writes NVMDATA3:NVMDATA2:NVMDATA1:NVMDATA0 to the target Flash address defined in NVMADDR. NVMDATA0 contains the Least Significant Instruction Word.

Note: The bits in this register are only reset by a Power-on Reset (POR) and are not affected by other reset sources.

REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				NVMSRCA	DDR<31:24>	•		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				NVMSRCA	DDR<23:16>	•		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				NVMSRCA	ADDR<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				NVMSRC	ADDR<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

Note: The bits in this register are only reset by a Power-on Reset (POR) and are not affected by other reset sources.

◡
Ś
S6000.
0
0
0
_
191
_
വ
<u> </u>
page
ăg
≍
(D
_
ω
139

ess	_	Φ						-		В	its								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
07CC	OFF163	31:16	_	_	_	_	_	_		_	_	_	_	_	_		VOFF<	17:16>	0000
0700	OFF103	15:0								VOFF<15:1	>							_	0000
07D0	OFF164	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	1	VOFF<	17:16>	0000
07.00	011104	15:0								VOFF<15:1	>							_	0000
07D4	OFF165	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
07.54	011103	15:0								VOFF<15:1	>							_	0000
07D8	OFF166	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
07.50	011100	15:0								VOFF<15:1	>							_	0000
07DC	OFF167	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011107	15:0								VOFF<15:1	>							_	0000
07E0	OFF168	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0720	011100	15:0								VOFF<15:1	>							_	0000
07E4	OFF169	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0727	011100	15:0								VOFF<15:1	>						1	_	0000
07E8	OFF170	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0.20		15:0				1				VOFF<15:1	>							_	0000
07EC	OFF171	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0.20	0	15:0								VOFF<15:1	>						1	_	0000
07F0	OFF172	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
00	0	15:0				1				VOFF<15:1	>							_	0000
07F4	OFF173	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
	0	15:0								VOFF<15:1	>						1	_	0000
07F8	OFF174	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0110	0	15:0								VOFF<15:1	>						1	_	0000
07FC	OFF175	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
011.0	0	15:0								VOFF<15:1	>						1	_	0000
0800	OFF176 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000		15:0								VOFF<15:1	>							_	0000
0804	OFF177 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>							_	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Note 1: Registers" for more information.

- This bit or register is not available on 64-pin devices.
- This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.
- 5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 12-10 IP1<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 9-8
          IS1<1:0>: Interrupt Subpriority bits
          11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
bit 7-5
          Unimplemented: Read as '0'
bit 4-2
          IP0<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 1-0
          ISO<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
```

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit definitions.

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 31.** "**Direct Memory Access (DMA) Controller**" (DS60001117), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Direct Memory Access (DMA) Controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the device such as SPI, UART, PMP, etc., or memory itself.


Note: To avoid cache coherency problems on devices with L1 cache, DMA buffers must only be allocated or accessed from the KSEG1 segment.

Following are some of the key features of the DMA Controller module:

- · Eight identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers

- · Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Up to 2-byte Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent error address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 10-1: DMA BLOCK DIAGRAM



REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	_	_	BYTO	<1:0>	WBO ⁽¹⁾	_	_	BITO
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_			PLEN<4:0> ⁽¹⁾		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	_	(CRCCH<2:0>	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits

- 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
- 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
- 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
- 00 = No swapping (i.e., source byte order)
- bit 27 WBO: CRC Write Byte Order Selection bit (1)
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered

bit 26-25 Unimplemented: Read as '0'

bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits⁽¹⁾

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

These bits are unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial -1.

bit 7 CRCEN: CRC Enable bit

- 1 = CRC module is enabled and channel transfers are routed through the CRC module
- 0 = CRC module is disabled and channel transfers proceed normally

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 10-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHSPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHSPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

•

0000000000000000 = Points to byte 1 of the source 000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_		_	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	_	_		_	_
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHDPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHDPTF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

:

0000000000000000 = Points to byte 1 of the destination 0000000000000000 = Points to byte 0 of the destination

DS60001191G-page 265

TABLE 12-21: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1488	U5RXR	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1400	USKAK	15:0	1	_	_	_	_	_		1	1	_	_	_		U5RX	R<3:0>		0000
148C	U5CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1400	030131	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U5CTS	SR<3:0>		0000
1490	U6RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1430	UUKAK	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U6RX	R<3:0>		0000
1494	U6CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1434	00C13K	15:0	_	_	_	_	_	_	_	1	-	_	_	_		U6CTS	SR<3:0>		0000
149C	SDI1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1430	SDITK	15:0	_	_	_	_	_	_	_	1	-	_	_	_		SDI1F	R<3:0>		0000
14A0	SS1R	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	0000
14/10	33 IK	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SS1F	R<3:0>		0000
14A8	SDI2R	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_	_	_	0000
14/10	SDIZK	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SDI2F	R<3:0>		0000
14AC	SS2R	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_	_	_	0000
1440	332K	15:0	_	_	_	_	_	_	_	-	-	_	_	_		SS2F	R<3:0>		0000
14B4	SDI3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
דטדו	ODISIN	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI3F	R<3:0>		0000
14B8	SS3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1400	333K	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SS3F	R<3:0>		0000
14C0	SDI4R	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_	_	_	0000
1400	3D14K	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SDI4F	R<3:0>		0000
14C4	SS4R	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_	_	_	0000
1404	334K	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SS4F	R<3:0>		0000
14CC	SDI5R ⁽¹⁾	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_	_	_	0000
1400	יאטוטני ,	15:0	_	_	_	_	_	_	_	-	_	_	_	_		SDI5F	R<3:0>		0000
14D0	SS5R ⁽¹⁾	31:16	-	_	_	_	_	_	_	1	1	_	_	_	-	_	_	_	0000
1400	333K**/	15:0	_	_	_	_	_	_	_	1	1	_	_	_		SS5R	R<3:0>		0000
14D8	SDI6R ⁽¹⁾	31:16	_	_	_	_	_	_	_	1	1	_	_	_	_	_		_	0000
1408	אטוטאייי	15:0	_	_	_	_	_	_	_	-	-	_	_	_		SDI6F	R<3:0>		0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

This register is not available on devices without a CAN module.

TABLE 12-22: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1620	RPE8R ⁽¹⁾	31:16		_	_	_	_	_	_	_	I	_	_	_	I	_	_	_	0000
.020		15:0	_	_	_	_		_	_		_	_		_		RPE8F	R<3:0>	1	0000
1624	RPE9R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_			_	0000
	-	15:0			_	_		_	_			_				RPE9F		I	0000
1640	RPF0R	31:16	_	_	_	_			_				_		_			_	0000
		15:0		_	_	_					_			_		RPF0F	<<3:0>		0000
1644	RPF1R	31:16 15:0			_	_		_	_		_	_	_	_		RPF1F		_	0000
		31:16		_	_									_	_		- -	_	0000
1648	RPF2R ⁽¹⁾	15:0														RPF2F		_	0000
		31:16													_	— IXI 1 ZI	-	_	0000
164C	RPF3R	15:0			_	_		_	_			_	_	_		RPF3F	2<3:0>		0000
		31:16	_	_	_	_		_	_		_	_	_	_	_	—	_	_	0000
1650	RPF4R	15:0	_	_	_	_		_	_		_	_	_	_		RPF4F	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1654	RPF5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF5F	R<3:0>		0000
4000	DDE0D(1)	31:16		_	_	_	_	_	_	_		_	_	_		_	_	_	0000
1660	RPF8R ⁽¹⁾	15:0		_	_	_	_	_	_	_		_	_	_		RPF8F	R<3:0>	•	0000
1670	RPF12R ⁽¹⁾	31:16		_	_	_	_	_	_	_		_	_	_		_	_	_	0000
1670	KFF IZK 7	15:0	1	_	_	_	-	_	_	1	1	_	_	_		RPG12	R<3:0>		0000
1674	RPF13R ⁽¹⁾	31:16	I	_	_	_	1	-	-	1	1	_	_	_	I	_	1	_	0000
1074	KEI ISK 7	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG0I	R<3:0>		0000
1680	RPG0R ⁽¹⁾	31:16	-	_	_	_	_	_	_	_	-	_	_	_	1	_	_	_	0000
1000	THE COIL	15:0	_		_	_		_	_			_	_			RPG1I	R<3:0>	ı	0000
1684	RPG1R ⁽¹⁾	31:16		_	_	_		_	_			_	_	_	_	_	_	_	0000
	•	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG1I	R<3:0>		0000
1698	RPG6R	31:16	_												_	_	_	_	0000
		15:0			_	_		_	_			_				RPG6I	₹<3:0>	I	0000
169C	RPG7R	31:16 15:0	_	_	_	_		_	_		_	_	_	_	_			_	0000
-			-	_	_	_	_		_	_	_		_	_		KPG/I	R<3:0>	_	0000
16A0	RPG8R	31:16 15:0		_	_		_								_	PDC01	R<3:0>	_	0000
		31:16		_								_				KPG81	\<3:U>		0000
16A4	RPG9R	15:0												_		RPG9I	3-3-0>	_	0000
	l	15.0														KFG9I	\<3.U>		0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1:

This register is not available on 64-pin devices.
 This register is not available on 64-pin and 100-pin devices.

REGISTER 18-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_		_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_		_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	_			_	_
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	OC32	OCFLT ⁽¹⁾	OCTSEL ⁽²⁾		OCM<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Output Compare Peripheral On bit

1 = Output Compare peripheral is enabled

0 = Output Compare peripheral is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when CPU enters Idle mode

0 = Continue operation in Idle mode

bit 12-6 Unimplemented: Read as '0'

bit 5 OC32: 32-bit Compare Mode bit

1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source

0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source

bit 4 OCFLT: PWM Fault Condition Status bit⁽¹⁾

1 = PWM Fault condition has occurred (cleared in HW only)

0 = No PWM Fault condition has occurred

bit 3 OCTSEL: Output Compare Timer Select bit⁽²⁾

1 = Timery is the clock source for this Output Compare module

0 = Timerx is the clock source for this Output Compare module

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

111 = PWM mode on OCx; Fault pin enabled

110 = PWM mode on OCx; Fault pin disabled

101 = Initialize OCx pin low; generate continuous output pulses on OCx pin

100 = Initialize OCx pin low; generate single output pulse on OCx pin

011 = Compare event toggles OCx pin

010 = Initialize OCx pin high; compare event forces OCx pin low

001 = Initialize OCx pin low; compare event forces OCx pin high

000 = Output compare peripheral is disabled but continues to draw current

Note 1: This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

2: Refer to Table 18-1 for Timerx and Timery selections.

REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0)>
00.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	MCLKSEL ⁽¹⁾	_	_	_	_	_	SPIFE	ENHBUF ⁽¹⁾
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	_	SIDL	DISSDO ⁽⁴⁾	MODE32	MODE16	SMP	CKE ⁽²⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SSEN	CKP ⁽³⁾	MSTEN	DISSDI ⁽⁴⁾	STXISE	L<1:0>	SRXIS	EL<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)

0 = Framed SPI support is disabled

bit 30 FRMSYNC: Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)

1 = Frame sync pulse input (Slave mode)

0 = Frame sync pulse output (Master mode)

bit 29 FRMPOL: Frame Sync Polarity bit (Framed SPI mode only)

1 = Frame pulse is active-high

0 = Frame pulse is active-low

bit 28 MSSEN: Master Mode Slave Select Enable bit

1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.

0 = Slave select SPI support is disabled.

bit 27 FRMSYPW: Frame Sync Pulse Width bit

1 = Frame sync pulse is one character wide

0 = Frame sync pulse is one clock wide

bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.

111 = Reserved

110 = Reserved

101 = Generate a frame sync pulse on every 32 data characters

100 = Generate a frame sync pulse on every 16 data characters

011 = Generate a frame sync pulse on every 8 data characters

010 = Generate a frame sync pulse on every 4 data characters

001 = Generate a frame sync pulse on every 2 data characters

000 = Generate a frame sync pulse on every data character

bit 23 MCLKSEL: Master Clock Enable bit⁽¹⁾

1 = REFCLKO1 is used by the Baud Rate Generator

0 = PBCLK2 is used by the Baud Rate Generator

bit 22-18 Unimplemented: Read as '0'

Note 1: This bit can only be written when the ON bit = 0. Refer to Section 37.0 "Electrical Characteristics" for maximum clock frequency requirements.

- 2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
- 3: When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
- 4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see Section 12.3 "Peripheral Pin Select (PPS)" for more information).

REGISTER 24-4: EBIFTRPD: EXTERNAL BUS INTERFACE FLASH TIMING REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	-	-	_	-	_	-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_		TRPD	<11:8>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TRPD	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 **Unimplemented:** Read as '0' bit 11-0 **TRPD<11:0>:** Flash Timing bits

These bits define the number of clock cycles to wait after resetting the external Flash memory before any read/write access.

REGISTER 28-3: AD1CON3: ADC1 CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0, HC	R/W-0, HC	R/W-0, HC	U-0	U-0	U-0	U-0	U-0
31.24	CAL ⁽²⁾	GSWTRG	RQCNVRT	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_		_	_	_	_
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
13.0	_	_	_	V	REFSEL<2:0>	(1)	_	_
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_			ADINSE	L<5:0>		

Legend:HC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 CAL: Calibration bit⁽²⁾

1 = Initiate an ADC calibration cycle

0 = Calibration cycle is not in progress

bit 30 **GSWTRG:** Global Software Trigger bit

- 1 = Trigger analog-to-digital conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the AD1TRGn registers or through the STRGSRC<4:0> bits in the AD1CON1 register
- 0 = This bit is automatically cleared
- bit 29 RQCNVRT: Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input without having to reprogram the TRGSRC<4:0> bits or the STRGSRC<4:0> bits. This is very useful during debugging or error handling situations where the user software needs to obtain an immediate ADC result of a specific input.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 = This bit is automatically cleared
- bit 28-13 Unimplemented: Read as '0'
- bit 12-10 VREFSEL<2:0>: VREF Input Selection bits(1)

VREFSEL<2:0>	VREFH	VREFL
111	Reserved	Reserved
110	Reserved	Reserved
101	Reserved	Reserved
100	Reserved	Reserved
011	VREF+	VREF-
010	AVDD	VREF-
001	VREF+	AVss
000	AVDD	AVss

bit 9-6 Unimplemented: Read as '0'

- **Note 1:** These bits should be configured prior to enabling the ADC module by setting the ADCEN bit (AD1CON1<15>=1).
 - 2: See 28.1 "ADC Configuration Requirements" for detailed ADC calibration information.

29.0 CONTROLLER AREA NETWORK (CAN)

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 34.** "Controller Area Network (CAN)" (DS60001154), which is available from the *Documentation* > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Controller Area Network (CAN) module supports the following key features:

- Standards Compliance:
 - Full CAN 2.0B compliance
 - Programmable bit rate up to 1 Mbps
- · Message Reception and Transmission:
 - 32 message FIFOs
 - Each FIFO can have up to 32 messages for a total of 1024 messages
 - FIFO can be a transmit message FIFO or a receive message FIFO


- User-defined priority levels for message FIFOs used for transmission
- 32 acceptance filters for message filtering
- Four acceptance filter mask registers for message filtering
- Automatic response to remote transmit request
- DeviceNet™ addressing support
- · Additional Features:
 - Loopback, Listen All Messages and Listen Only modes for self-test, system diagnostics and bus monitoring
 - Low-power operating modes
 - CAN module is a bus master on the PIC32 System Bus
 - Use of DMA is not required
 - Dedicated time-stamp timer
 - Dedicated DMA channels
 - Data-only Message Reception mode

Figure 29-1 illustrates the general structure of the CAN module.

Note:

To avoid cache coherency problems on devices with L1 cache, CAN buffers must only be allocated or accessed from the KSEG1 segment.

FIGURE 29-1: PIC32 CAN MODULE BLOCK DIAGRAM



REGISTER 30-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	-	-	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	_	-	-	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6		_	_	_	-	-	-	_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit

When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 SCAN: MII Management Scanning bit

When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

PIC32MX5XX/6XX/7XX Feature	PIC32MZ Feature
Fail-Safe Clock Monitor (FSCM)	
On PIC32MX devices, the internal FRC became the clock source on a failure of the clock source.	On PIC32MZ devices, a separate internal Backup FRC (BFRC) becomes the clock source upon a failure at the clock source.
On PIC32MX devices, a clock failure resulted in the triggering of a specific interrupt when the switchover was complete.	On PIC32MZ devices, a NMI is triggered instead, and must be handled by the NMI routine.
FSCM generates an interrupt.	FSCM generates a NMI.
	The definitions of the FCKSM<1:0> bits has changed on PIC32MZ devices.
FCKSM<1:0> (DEVCFG1<15:14>) 1x = Clock switching is disabled, FSCM is disabled 01 = Clock switching is enabled, FSCM is disabled 00 = Clock switching is enabled, FSCM is enabled	FCKSM<1:0> (DEVCFG1<15:14>) 11 = Clock switching is enabled and clock monitoring is enabled 10 = Clock switching is disabled and clock monitoring is enabled 01 = Clock switching is enabled and clock monitoring is disabled 00 = Clock switching is disabled and clock monitoring is disabled is disabled
On PIC32MX devices, the CF (OSCCON<3>) bit indicates a clock failure. Writing to this bit initiates a FSCM event.	On PIC32MZ devices, the CF (OSCCON<3>) bit has the same functionality as that of PIC32MX device; however, an additional CF(RNMICON<1>) bit is available to indicate a NMI event. Writing to this bit causes a NMI event, but not a FSCM event.
On PIC32MX devices, the CLKLOCK (OSCCON<7>) bit is controlled by the FSCM.	On PIC32MZ devices, the CLKLOCK (OSCCON<7>) bit is not impacted by the FSCM.
CLKLOCK (OSCCON<7>) If clock switching and monitoring is disabled (FCKSM<1:0> = 1x): 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified If clock switching and monitoring is enabled (FCKSM<1:0> = 0x): Clock and PLL selections are never locked and may be modified.	CLKLOCK (OSCCON<7>) 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified

Table A-2 illustrates the difference in code setup of the respective parts for maximum speed using an external 24 MHz crystal.

TABLE A-2: CODE DIFFERENCES FOR MAXIMUM SPEED USING AN EXTERNAL 24 MHz CRYSTAL

PIC32MX5XX/6XX/7XX at 80 MHz	PIC32MZ at 200 MHz
#include <xc.h></xc.h>	<pre>#include <xc.h></xc.h></pre>
#pragma config POSCMOD = HS	#pragma config POSCMOD = HS
#pragma config FNOSC = PRIPLL	#pragma config FNOSC = SPLL
	<pre>#pragma config FPLLICLK = PLL_POSC</pre>
<pre>#pragma config FPLLIDIV = DIV_6</pre>	<pre>#pragma config FPLLIDIV = DIV_3</pre>
	<pre>#pragma config FPLLRNG = RANGE_5_10_MHZ</pre>
<pre>#pragma config FPLLMUL = MUL_20</pre>	<pre>#pragma config FPLLMULT = MUL_50</pre>
<pre>#pragma config FPLLODIV = DIV_1</pre>	<pre>#pragma config FPLLODIV = DIV_2</pre>
#define SYSFREQ (8000000L)	#define SYSFREQ (20000000L)