



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	98
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm124t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 3: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

100-PIN TQFP (TOP VIEW)

PIC32MZ0512EC(E/F/K)100 PIC32MZ1024EC(G/H/M)100 PIC32MZ1024EC(E/F/K)100 PIC32MZ2048EC(G/H/M)100

100

1

Pin#	Full Pin Name
71	EMDIO/AEMDIO/RPD0/RTCC/INT0/RD0
72	SOSCI/RPC13/RC13
73	SOSCO/RPC14/T1CK/RC14
74	VDD
75	Vss
76	RPD1/SCK1/RD1
77	EBID14/ETXEN/RPD2/PMD14/RD2
78	EBID15/ETXCLK/RPD3/PMD15/RD3
79	EBID12/ETXD2/RPD12/PMD12/RD12
80	EBID13/ETXD3/PMD13/RD13
81	SQICS0/RPD4/RD4
82	SQICS1/RPD5/RD5
83	VDD
84	Vss
85	EBID11/ETXD1/RPF0/PMD11/RF0

Pin#	Full Pin Name
86	EBID10/ETXD0/RPF1/PMD10/RF1
87	EBID9/ETXERR/RPG1/PMD9/RG1
88	EBID8/RPG0/PMD8/RG0
89	TRCLK/SQICLK/RA6
90	TRD3/SQID3/RA7
91	EBID0/PMD0/RE0
92	Vss
93	VDD
94	EBID1/PMD1/RE1
95	TRD2/SQID2/RG14
96	TRD1/SQID1/RG12
97	TRD0/SQID0/RG13
98	EBID2/PMD2/RE2
99	EBID3/RPE3/PMD3/RE3
100	EBID4/AN18/PMD4/RE4

#### Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select (PPS)" for restrictions.
- 2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.
- 3: Shaded pins are 5V tolerant.

#### 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents provided in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

#### 2.1 Basic Connection Requirements

Note:

The PIC32MZ EC family of devices require a unique VDD ramp-up time. Please refer to parameter DC17 in Table 37-4 of **37.0** "Electrical Characteristics" before finalizing regulator design.

Getting started with the PIC32MZ EC family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- MCLR pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming (ICSP™) and debugging purposes (see 2.4 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note:

The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:


- Value and type of capacitor: A value of 0.1 μF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
  decoupling capacitors should be placed as close to
  the pins as possible. It is recommended that the
  capacitors be placed on the same side of the board
  as the device. If space is constricted, the capacitor
  can be placed on another layer on the PCB using a
  via; however, ensure that the trace length from the
  pin to the capacitor is within one-quarter inch
  (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

## 2.10 Considerations When Interfacing to Remotely Powered Circuits

#### 2.10.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in **37.0** "Electrical Characteristics" will indicate that the voltage on any non-5v tolerant pin may not exceed AVDD/VDD + 0.3V. Figure 2-5 shows an example of a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-5: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



#### TABLE 3-3: COPROCESSOR 0 REGISTERS (CONTINUED)

Register Number	Register Name	Function
23	Debug	EJTAG debug register.
	TraceControl	EJTAG trace control.
	TraceControl2	EJTAG trace control 2.
	UserTraceData1	EJTAG user trace data 1 register.
	TraceBPC	EJTAG trace breakpoint register.
	Debug2	Debug control/exception status 1.
24	DEPC	Program counter at last debug exception.
	UserTraceData2	EJTAG user trace data 2 register.
25	PerfCtl0	Performance counter 0 control.
	PerfCnt0	Performance counter 0.
	PerfCtl1	Performance counter 1 control.
	PerfCnt1	Performance counter 1.
26	ErrCtl	Software test enable of way-select and data RAM arrays for I-Cache and D-Cache (microAptiv MPU only).
27	Reserved	Reserved in the PIC32 core.
28	TagLo/DataLo	Low-order portion of cache tag interface (microAptiv MPU only).
29	Reserved	Reserved in the PIC32 core.
30	ErrorEPC	Program counter at last error exception.
31	DeSave	Debug exception save.

#### 3.3 Power Management

The processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during Idle periods.

## 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see **Section 33.0** "Power-Saving Features".

#### 3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the processor core is in the clock tree and clocking registers. The PIC32MZ family makes extensive use of local gated-clocks to reduce this dynamic power consumption.

#### 3.4 L1 Instruction and Data Caches

#### 3.4.1 INSTRUCTION CACHE (I-CACHE)

The I-Cache is an on-core memory block of 16 Kbytes. Because the I-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 22 bits of physical address, a valid bit, and a lock bit. The LRU replacement bits are stored in a separate array.

The I-Cache block also contains and manages the instruction line fill buffer. Besides accumulating data to be written to the cache, instruction fetches that reference data in the line fill buffer are serviced either by a bypass of that data, or data coming from the external interface. The I-Cache control logic controls the bypass function.

The processor core supports I-Cache locking. Cache locking allows critical code or data segments to be locked into the cache on a per-line basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always available on all I-Cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

#### 3.4.2 DATA CACHE (D-CACHE)

The D-Cache is an on-core memory block of 4 Kbytes. This virtually indexed, physically tagged cache is protected. Because the D-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access. The tag holds 22 bits of physical address, a valid bit, and a lock bit. There is an additional array holding dirty bits and LRU replacement algorithm bits for each set of the cache.

In addition to I-Cache locking, the processor core also supports a D-Cache locking mechanism identical to the I-Cache. Critical data segments are locked into the cache on a per-line basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a cache miss.

The D-Cache locking function is always available on all D-Cache entries. Entries can then be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

#### 3.4.3 ATTRIBUTES

The processor core I-Cache and D-Cache attributes are listed in the Configuration registers (see Register 3-1 through Register 3-4).

#### 3.5 EJTAG Debug Support

The processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the processor core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

#### 3.6 MIPS DSP ASE Extension

The MIPS DSP Application-Specific Extension Revision 2 is an extension to the MIPS32 architecture. This extension comprises new integer instructions and states that include new HI/LO accumulator register pairs and a DSP control register. This extension is crucial in a wide range of DSP, multimedia, and DSP-like algorithms covering Audio and Video processing applications. The extension supports native fractional format data type operations, register Single Instruction Multiple Data (SIMD) operations, such as add, subtract, multiply, and shift. In addition, the extension includes the following features that are essential in making DSP algorithms computationally efficient:

- Support for multiplication of complex operands
- · Variable bit insertion and extraction
- · Implementation and use of virtual circular buffers
- Arithmetic saturation and overflow handling support
- Zero cycle overhead saturation and rounding operations

TARI F 10-3.	DMA CHANNEL	0 THROUGH CHANNEL	7 REGISTER MAP
IADLE 10-3.		U I HROUGH CHANNEL	. / NEGIOTEN WAR

sse		-								Bit	s								
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	DOLLOCON	31:16	•			CHPIG	N<7:0>		•		_	_	_	_	_	_	_	_	0000
1060	DCH0CON	15:0	CHBUSY	_	CHPIGNEN	_	CHPATLEN	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000
1070	DCH0ECON	31:16	_	_	_	_	_	_	_	_				CHAIR	Q<7:0>				00FF
1070	DOI IOLOGIN	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
1080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
1000	DOTTON	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
1090	DCH0SSA	31:16 15:0		CHSSA<31:0> 0000 0000															
10A0	DCH0DSA	31:16 15:0								CHDSA	<31:0>								0000
10P0	DCH0SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	DCHUSSIZ	15:0 CHSSIZ<15:0>										0000							
10C0 DCH0DSIZ 31:16 — — — — — — — — — — — — — — —										_	_		0000						
15:0 CHDSIZ<15:0>											0000								
1000	DCH0SPTR	31:16	_		_		_		_	_	_	_	_	_	_	_		_	0000
1000	DOTTOOL TIX	15:0								CHSPTR	<15:0>								0000
10F0	DCH0DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
.020	2011021 111	15:0							1	CHDPTR	<15:0>	1			I				0000
10F0	DCH0CSIZ	31:16	_		_	_	_		_		_	_	_	_	_	_		_	0000
		15:0								CHCSIZ	<15:0>	ı							0000
1100	DCH0CPTR	31:16	_		_		_		_		<u> </u>	_	_	_	_	_		_	0000
		15:0								CHCPTR	<15:0>								0000
1110	DCH0DAT	31:16	_		_		_		_	CHPDAT	-45.0:	_			_	_		_	0000
		15:0				OLIDIO	N. 70			CHPDAI	<15:0>								0000
1120	DCH1CON	31:16	CLIBLION		CUDIONEN	CHPIG	N<7:0>			CHOUNG	- CLIEN		-	- CLIATAL		OLIEDET.	— —	-	0000
			CHBUSY		CHPIGNEN		CHPATLEN			CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPR	1<1:0>	0000
1130	IDCH1ECON TO THE REPORT OF THE PROPERTY OF THE										00FF								
										— CHERIE	FF00								
1140	DCH1INT	15:0	_		_		_				CHSDIF	CHSHIF	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIF	CHERIF	0000
		21.16																	
1150	DCH1SSA	15:0								CHSSA	<31:0>								0000
		31:16																	0000
1160	DCH1DSA	15:0	CHDSA<31:0>																
Logon	L		value on Poset: — unimplemented, read as '0'. Poset values are shown in havedesimal																

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for Note 1: more information.

#### REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	FORCEHST	FIFOACC	FORCEFS	FORCEHS	PACKET	TESTK	TESTJ	NAK			
23:16	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	_	_	_	_	ENDPOINT<3:0>						
15.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
15:8	_	_	_	_	_	RI	3>				
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7.0	RFRMNUM<7:0>										

Legend:HC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

- bit 31 FORCEHST: Test Mode Force Host Select bit
  - 1 = Forces USB module into *Host mode*, regardless of whether it is connected to any peripheral
  - 0 = Normal operation
- bit 30 FIFOACC: Test Mode Endpoint 0 FIFO Transfer Force bit
  - 1 = Transfers the packet in the Endpoint 0 TX FIFO to the Endpoint 0 RX FIFO
  - 0 = No transfer
- bit 29 FORCEFS: Test mode Force Full-Speed Mode Select bit

This bit is only active if FORCEHST = 1.

- 1 = Forces USB module into Full-Speed mode. Undefined behavior if FORCEHS = 1.
- 0 = If FORCEHS = 0, places USB module into Low-Speed mode.
- bit 28 FORCEHS: Test mode Force Hi-Speed Mode Select bit

This bit is only active if FORCEHST = 1.

- 1 = Forces USB module into Hi-Speed mode. Undefined behavior if FORCEFS = 1.
- 0 = If FORCEFS = 0, places USB module into Low-Speed mode.
- bit 27 PACKET: Test\_Packet Test Mode Select bit

This bit is only active if module is in Hi-Speed mode.

- 1 = The USB module repetitively transmits on the bus a 53-byte test packet. Test packet must be loaded into the Endpoint 0 FIFO before the test mode is entered.
- 0 = Normal operation
- bit 26 **TESTK:** Test\_K Test Mode Select bit
  - 1 = Enters Test\_K test mode. The USB module transmits a continuous K on the bus.
  - 0 = Normal operation

This bit is only active if the USB module is in Hi-Speed mode.

- bit 25 **TESTJ:** Test\_J Test Mode Select bit
  - 1 = Enters Test\_J test mode. The USB module transmits a continuous J on the bus.
  - 0 = Normal operation

This bit is only active if the USB module is in Hi-Speed mode.

- bit 24 NAK: Test\_SE0\_NAK Test Mode Select bit
  - 1 = Enter Test\_SE0\_NAK test mode. The USB module remains in Hi-Speed mode but responds to any valid IN token with a NAK
  - 0 = Normal operation

This mode is only active if module is in Hi-Speed mode.

bit 23-20 Unimplemented: Read as '0'

## REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

- bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)
  - 1 = An OUT packet cannot be loaded into the RX FIFO.
  - 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

#### ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
  - 1 = No more packets can be loaded into the RX FIFO
  - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
  - 1 = A data packet has been received. An interrupt is generated.
  - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.
- bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

#### 12.0 I/O PORTS

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 12. "I/O Ports"** (DS60001120), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).


General purpose I/O pins are the simplest of peripherals. They allow the PIC32MZ EC family device to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Key features of the I/O ports include:

- Individual output pin open-drain enable/disable
- Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE



#### REGISTER 19-2: SPIXCON2: SPI CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	-				_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_		_	_	_	_	_	_
15:8	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	SPISGNEXT		_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN <sup>(1)</sup>	1	_		AUDMONO <sup>(1,2)</sup>	_	AUDMOD	<1:0> <sup>(1,2)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit

1 = Data from RX FIFO is sign extended

0 = Data from RX FIFO is not sign extended

bit 14-13 Unimplemented: Read as '0'

bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit

1 = Frame Error overflow generates error events

0 = Frame Error does not generate error events

bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit

1 = Receive overflow generates error events

0 = Receive overflow does not generate error events

bit 10 SPITUREN: Enable Interrupt Events via SPITUR bit

1 = Transmit Underrun Generates Error Events

0 = Transmit Underrun Does Not Generates Error Events

bit 9 IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)

1 = A ROV is not a critical error; during ROV data in the FIFO is not overwritten by receive data

0 = A ROV is a critical error which stop SPI operation

bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)

1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty

0 = A TUR is a critical error which stop SPI operation

bit 7 AUDEN: Enable Audio CODEC Support bit<sup>(1)</sup>

1 = Audio protocol enabled

0 = Audio protocol disabled

bit 6-5 Unimplemented: Read as '0'

bit 3 **AUDMONO:** Transmit Audio Data Format bit<sup>(1,2)</sup>

1 = Audio data is mono (Each data word is transmitted on both left and right channels)

0 = Audio data is stereo

bit 2 Unimplemented: Read as '0'

bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit(1,2)

11 = PCM/DSP mode

10 = Right Justified mode

01 = Left Justified mode

 $00 = I^2S \text{ mode}$ 

**Note 1:** This bit can only be written when the ON bit = 0.

2: This bit is only valid for AUDEN = 1.

#### 22.1 UART Control Registers

#### TABLE 22-1: UART1 THROUGH UART6 REGISTER MAP

ess	_	o.								Ві	ts								s
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	U1MODE <sup>(1)</sup>	31:16	_	I	_	_	_	_	1	_	1	_	-	-	-	_	_	_	0000
		15:0	ON	_	SIDL	IREN	RTSMD		UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2010	U1STA <sup>(1)</sup>	31:16											0000						
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2020	U1TXREG	31:16											_	0000					
		15:0								TX8		1		Transmit	Register	1	1		0000
2030	U1RXREG	31:16								-	_	_	_		_	_	_	_	0000
		15:0			_		_	_		RX8				Receive					0000
2040	U1BRG <sup>(1)</sup>	31:16 15:0	_		_		_	_		d Rate Gene	—	onlor			_	_	_	_	0000
			_					_	Dau	a Rate Gent	erator Fres	Lalei			_				0000
2200	U2MODE <sup>(1)</sup>	31:16 15:0	ON		SIDL	IREN	RTSMD		LIEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
		31:16	_		— —				_	ADM EN	VV/IIIL	LI DAOR	TIDITOD	ADDR		1 DOL		OTOLL	0000
2210	U2STA <sup>(1)</sup>	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2220	U2TXREG	15:0	_		_	_	_	_		TX8				Transmit	Register				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2230	U2RXREG	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2240	U2BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_		_		_	_	_	_	_	_	_	0000
2240	UZBKG	15:0							Bau	d Rate Gene	erator Pres	caler							0000
2400	U3MODE <sup>(1)</sup>	31:16	_	1	_	_	_	_	1	_	1	_	-	-	-	_	_	_	0000
2400	OSIVIODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2410	U3STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN									0000
2410		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2420	U3TXREG	31:16		_	_		_			_	_	_	_	_	_	_	_	_	0000
		15:0	_		_		_			TX8								1	0000
2430	U3RXREG	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_		_	_		RX8				Receive	Register				0000
2440	U3BRG <sup>(1)</sup>	31:16	_	_	_		_	_					_	_	_	_	_		0000
		15:0 Baud Rate Generator Prescaler								0000									

**Legend:** x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

#### REGISTER 25-6: ALRMDATE: ALARM DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_		_	_			
22.40	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	_	_	_	MONTH10		MONTH	01<3:0>				
45.0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	_	_	DAY1	0<1:0>	DAY01<3:0>						
7.0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x			
7:0				_	_	V	VDAY01<2:0:	>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 Unimplemented: Read as '0'

bit 20 MONTH10: Binary Coded Decimal value of months bit, tens digit; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, ones digit; contains a value from 0 to 9

bit 15-14 Unimplemented: Read as '0'

bit 13-12 DAY10<1:0>: Binary Coded Decimal value of days bits, tens digit; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, ones digit; contains a value from 0 to 9

bit 7-3 Unimplemented: Read as '0'

bit 2-0 WDAY01<2:0>: Binary Coded Decimal value of weekdays bits, ones digit; contains a value from 0 to 6

#### 26.1 Crypto Engine Control Registers

#### TABLE 26-2: CRYPTO ENGINE REGISTER MAP

sse										i	Bits								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	CEVER	31:16				REVISIO	ON<7:0>							VERSI	ON<7:0>				0000
		15:0		ı	1		1	ı	ı	ID<	:15:0>				1	1	1	ı	0000
5004	CECON	31:16		_	_	_	_	_	_	_	_	_	_		_		_	_	0000
		15:0		_	_	_	_	_	_	_	_	SWRST	SWAPEN		_	BDPCHST	BDPPLEN	DMAEN	0000
5008	CEBDADDR	31:16								BDPAD	DR<31:0>								0000
		15:0		0000								_							
500C	CEBDPADDR	31:16 15:0								BASEA	DDR<31:0	>							0000
5040	050747	31:16	ER	RMODE<2	2:0>	Е	RROP<2:0	)>	ERRPHA	SE<1:0>	_	_		BDSTA	TE<3:0>		START	ACTIVE	0000
5010	CESTAT	15:0							l.	BDCT	RL<15:0>							l.	0000
5014	CEINTSRC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5014	CEINTSRC	15:0	_	_	_	_	_	_	_	_	_	_	_	_	AREIF	PKTIF	CBDIF	PENDIF	0000
5018	CEINTEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3018	CEINTEN	15:0	_	_	_	_	_	_	_	_	_	_	_	_	AREIE	PKTIE	CBDIE	PENDIE	0000
501C	CEPOLLCON	31:16	_	_	_	-	_	_	_	-	_	_	_	_	_	_	_	_	0000
3010	CLFOLLCON	15:0								BDPPLO	CON<15:0	>							0000
5020	CEHDLEN	31:16		_	_	_	_	_	_	_	_	_	_   _   _   _   _   _   _					0000	
3320	OLIDELIN	15:0		_	_		_	_	_				HDRLEN<7:0>						0000
5024	CETRLLEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0024	OLINELLIN	15:0	_	_	_	_	_	_	_	_				TRLRL	.EN<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### FIGURE 26-4: FORMAT OF BD\_SRCADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31-24		BD_SCRADDR<31:24>										
23-16		BD_SCRADDR<23:16>										
15-8		BD_SCRADDR<15:8>										
7-0				BD_SCRA	DDR<7:0>							

#### bit 31-0 BD\_SCRADDR: Buffer Source Address

The source address of the buffer that needs to be passed through the PE-CRDMA for encryption or authentication. This address must be on a 32-bit boundary.

#### FIGURE 26-5: FORMAT OF BD\_DSTADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_DSTADDR<31:24>						
23-16		BD_DSTADDR<23:16>						
15-8	BD_DSTADDR<15:8>							
7-0		BD_DSTADDR<7:0>						

#### bit 31-0 BD\_DSTADDR: Buffer Destination Address

The destination address of the buffer that needs to be passed through the PE-CRDMA for encryption or authentication. This address must be on a 32-bit boundary.

#### FIGURE 26-6: FORMAT OF BD\_NXTADDR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31-24		BD_NXTADDR<31:24>						
23-16		BD_NXTADDR<23:16>						
15-8	BD_NXTADDR<15:8>							
7-0		BD_NXTADDR<7:0>						

#### bit 31-0 BD\_NXTADDR: Next BD Pointer Address Has Next Buffer Descriptor

The next buffer can be a next segment of the previous buffer or a new packet.

#### REGISTER 28-9: AD1DSTAT1: ADC1 DATA READY STATUS REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC					
31:24	ARDY31	ARDY30	ARDY29	ARDY28	ARDY27	ARDY26	ARDY25	ARDY24
23:16	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC					
23.10	ARDY23	ARDY22	ARDY21	ARDY20	ARDY19	ARDY18	ARDY17	ARDY16
15:8	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC					
13.6	ARDY15	ARDY14	ARDY13	ARDY12	ARDY11	ARDY10	ARDY9	ARDY8
7:0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC					
7.0	ARDY7	ARDY6	ARDY5	ARDY4	ARDY3	ARDY2	ARDY1	ARDY0

**Legend:** HS = Hardware Set HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 ARDYx: Conversion Data Ready for Corresponding Analog Input Ready bits ('x' = 31-0)

- 1 = This bit is set when data is ready in the buffer. An interrupt will be generated if the appropriate bit in the IECx register is set or if enabled for the ADC Global interrupt in the AD1GIRQEN register.
- 0 = This bit is cleared when the associated data register is read

**Note:** ARDYx = ANx, where 'x' = 0-31.

#### REGISTER 28-10: AD1DSTAT2: ADC1 DATA READY STATUS REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_		_	-	_	-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_		_	-	_		_	
15:8	U-0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC
15.6	_		_	ARDY44	ARDY43	ARDY42	ARDY41	ARDY40
7.0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC					
7:0	ARDY39	ARDY38	ARDY37	ARDY36	ARDY35	ARDY34	ARDY33	ARDY32

**Legend:** HS = Hardware Set HC = Hardware Cleared

 $R = Readable \ bit \ W = Writable \ bit \ U = Unimplemented \ bit, read as '0'$ 

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-0 ARDYx: Conversion Data Ready for Corresponding Analog Input Ready bits ('x' = 32-44)

- 1 = This bit is set when data is ready in the buffer. An interrupt will be generated if the appropriate bit in the IECx register is set or if enabled for the ADC Global interrupt in the AD1GIRQEN register.
- 0 = This bit is cleared when the associated data register is read

**Note:** ARDYx = ANx, where 'x' = 32-42, ARDY43 = IVREF, and ARDY44 = IVTEMP.

### REGISTER 30-19: ETHMCOLFRM: ETHERNET CONTROLLER MULTIPLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	-	-	-	-	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6				MCOLFRMO	NT<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				MCOLFRM	CNT<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MCOLFRMCNT<15:0>: Multiple Collision Frame Count bits

Increment count for frames that were successfully transmitted after there was more than one collision.

**Note 1:** This register is only used for TX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
- **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

#### REGISTER 31-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	1	-	-	1	-	-	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	I	1	1	1	1	I	1	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	_	-	SIDL	_		_	_	
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7.0	_	-	_	-	-	_	C2OUT	C1OUT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

bit 12-2 Unimplemented: Read as '0'

bit 1 **C2OUT:** Comparator Output bit

1 = Output of Comparator 2 is a '1' 0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1'

0 = Output of Comparator 1 is a '0'

**TABLE 37-46: EBI TIMING REQUIREMENTS** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
EB10	TEBICLK	Internal EBI Clock Period (PBCLK8)	10	_		ns	_	
EB11	TEBIRC	EBI Read Cycle Time (TRC<5:0>)	20	_	_	ns	_	
EB12	TEBIPRC	EBI Page Read Cycle Time (TPRC<3:0>)	20	_	_	ns	_	
EB13	TEBIAS	EBI Write Address Setup (TAS<1:0>)	10	_	_	ns	_	
EB14	TEBIWP	EBI Write Pulse Width (TWP<5:0>)	10	_	_	ns	_	
EB15	TEBIWR	EBI Write Recovery Time (TWR<1:0>)	10	_	_	ns	_	
EB16	ТЕВІСО	EBI Output Control Signal Delay	_	_	5	ns	See Note 1	
EB17	TEBIDO	EBI Output Data Signal Delay	_	_	5	ns	See Note 1	
EB18	TEBIDS	EBI Input Data Setup	5	_	_	ns	See Note 1	
EB19	TEBIDH	EBI Input Data Hold	3			ns	See Note 1, 2	

**Note 1:** Maximum pin capacitance = 10 pF.

#### **TABLE 37-47: EBI THROUGHPUT REQUIREMENTS**

AC CHARACTERISTICS		(unless oth	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
EB20	Asynchronous SRAM Read	_	100	_	Mbps	_		
EB21	Asynchronous SRAM Write	_	533	_	Mbps	_		

Note 1: Maximum pin capacitance = 10 pF.

<sup>2:</sup> Hold time from EBI Address change is 0 ns.

<sup>2:</sup> Hold time from EBI Address change is 0 ns.

#### A.2 Analog-to-Digital Converter (ADC)

The PIC32MZ family of devices has a new Pipelined ADC module that replaces the 10-bit ADC module in PIC32MX5XX/6XX/7XX devices; therefore, the use of **Bold** type to show differences is *not* used in the following table. Note that not all register differences are described in this section; however, the key feature differences are listed in Table A-3.

TABLE A-3: ADC DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ Feature
Clock Selection and Op	erating Frequency (TAD)
On PIC32MX devices, the ADC clock was derived from either the FRC or from the PBCLK.	On PIC32MZ devices, the three possible sources of the ADC clock are FRC, REFCLKO3, and SYSCLK.
ADRC (AD1CON3<15>)  1 = FRC clock  0 = Clock derived from Peripheral Bus Clock (PBCLK)	ADCSEL<1:0> (AD1CON1<9:8>)  11 = FRC  10 = REFCLKO3  01 = SYSCLK  00 = Reserved
On PIC32MX devices, if the ADC clock was derived from the PBCLK, that frequency was divided further down, with a maximum divisor of 512, and a minimum divisor of two.	On PIC32MZ devices, any ADC clock source can be divided down, with a maximum divisor of 254. The input clock can also be fed directly to the ADC.
ADCS<7:0> (AD1CON3<7:0>) 11111111 = 512 * TPB = TAD  •  00000001 = 4 * TPB = TAD 00000000 = 2 * TPB = TAD	ADCDIV<6:0> (AD1CON1<6:0>)  1111111 = 254 * TQ = TAD  •  •  0000011 = 6 * TQ = TAD  0000010 = 4 * TQ = TAD  0000001 = 2 * TQ = TAD  0000000 = TQ = TAD
Scan Trigg	ger Source
On PIC32MX devices, there are four sources that can trigger a scan conversion in the ADC module: Auto, Timer3, INT0, and clearing the SAMP bit.	On PIC32MZ devices, the list of sources for triggering a scan conversion has been expanded to include the comparators, Output Compare, and two additional Timers. In addition, trigger sources can be simulated by setting the RQCNVRT (AD1CON3<29>) bit.
SSRC<2:0> (AD1CON1<7:5>)  111 = Auto convert  110 = Reserved  101 = Reserved  100 = Reserved  011 = Reserved  010 = Timer3 period match  001 = Active transition on INT0 pin  000 = Clearing SAMP bit	STRGSRC<4:0> (AD1CON1<26:22>)  11111 = Reserved  •  •  01101 = Reserved 01100 = Comparator 2 COUT 01011 = Comparator 1 COUT 01010 = OCMP5 01001 = OCMP3 01000 = OCMP1 00111 = TMR5 match 00110 = TMR3 match 00101 = TMR1 match 00101 = TMR1 match 00100 = INT0 00011 = Reserved 00010 = Reserved 00010 = Reserved 00001 = Global software trigger (GSWTRG) 00000 = No trigger

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
28.0 "12-bit Pipelined Analog-to-	Figure 28-1, Figure 28-2, and Figure 28-3 were updated.
Digital Converter (ADC)"	Register names were updated in the ADC Register Map (see Table 28-1).
	The OVRSAM<2:0> bit values were updated (see Register 28-14).
34.0 "Special Features"	The DEVCFG3/ADEVCFG3 register was updated (see Register 34-6).
37.0 "Electrical Characteristics"	Various electrical specifications were updated, including:
	<ul> <li>The minimum value for parameter DC10 (VDD) in the DC Temperature and Voltage Specifications was updated (see Table 37-4).</li> </ul>
	The minimum and maximum values for parameter BO10 (VBOR) were updated in the BOR Electrical Characteristics (see Table 37-4).
	<ul> <li>Updated the third and fourth bullet list items in Note 2 in DC Characteristics: Operating Current (IDD) (see Table 37-6).</li> </ul>
	• Updated the third and fourth bullet list items in Note 1 in DC Characteristics: Idle Current (IIDLE) (see Table 37-7).
	<ul> <li>Updated the third and fourth bullet list items in Note 1in DC Characteristics: Power-Down Current (IPD) (see Table 37-8).</li> </ul>
	<ul> <li>Added Note 6 and updated parameters DI20, DI28a, DI28b, DI30, and DI31 in DC Characteristics: I/O Pin Input Specifications (see Table 37-9).</li> </ul>
	Added DC Characteristics: I/O Pin Input Injection Current Specifications (see Table 37-10).
	Added parameter DO50 to Capacitive Loading Requirements on Output Pins (see Table 37-15).
	<ul> <li>Note 3 was added and the Conditions were updated for parameter OS42 in the External Clock Timing Requirements (see Table 37-16).</li> </ul>
	Updated the Minimum value for parameter OS51 (Fsys) in the System Timing Requirements (see Table 37-17).
	Added parameter OS54a and updated the Maximum value for parameter OS50 in the PLL Clock Timing Specifications (see Table 37-18).
	The Internal Backup FRC (BFRC) Accuracy specification was added (see Table 37-21).
	The SQI Input and Output Timing Characteristics diagram were updated (see Figure 37-14 and Figure 37-15).
	The SQI Timing Requirements were updated (see Table 37-33).
	Parameter AD13 was removed (see Table 37-37).
	<ul> <li>The Min. and Max. values for parameter TS12 and the Conditions for parameter TS13 and TS14 in the Temperature Sensor Specifications were updated (see Table 36-39).</li> </ul>
38.0 "AC and DC Characteristics Graphs"	Updated Typical Temperature Sensor Voltage (see Figure 38-7).
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ"	New appendix for migrating to PIC32MZ devices was added.