

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm144-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

NOTES:

TABLE 1-14: USB PINOUT I/O DESCRIPTIONS	<b>TABLE 1-14:</b>	<b>USB PINOUT I/O DESCRIPTIONS</b>
---	--------------------	------------------------------------

		Pin Nu	mber							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description			
VBUS	33	51	A35	73	I	Analog	USB bus power monitor			
VUSB3V3	34	52	A36	74	Ρ	—	USB internal transceiver supply. If the USB module is <i>not</i> used, this pin must be connected to VSS. When connected, the shared pin functions on USBID will <i>not</i> be available.			
D+	37	55	B30	77	I/O	Analog	USB D+			
D-	36	54	A37	76	I/O	Analog	USB D-			
USBID	38	56	A38	78	I	ST	USB OTG ID detect			
Legend:	CMOS = CI ST = Schmi	•	•	•	s	Analog = Ana	Analog inputP = PowerbutI = Input			

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output

PPS = Peripheral Pin Select

#### **CAN1 AND CAN2 PINOUT I/O DESCRIPTIONS TABLE 1-15**:

		Pin Nu	mber							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description			
C1TX	PPS	PPS	PPS	PPS	0	—	CAN1 Bus Transmit Pin			
C1RX	PPS	PPS	PPS	PPS	I	ST	CAN1 Bus Receive Pin			
C2TX	PPS	PPS	PPS	PPS	0	_	CAN2 Bus Transmit Pin			
C2RX	PPS	PPS	PPS	PPS	I	ST	CAN2 Bus Receive Pin			
Legend:	CMOS = C ST = Schm					Analog = . O = Outpu	Analog input P = Power ut I = Input			

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

## 4.1.1 BOOT FLASH SEQUENCE AND CONFIGURATION SPACES

Sequence space is used to identify which boot Flash is aliased by aliased regions. If the value programmed into the TSEQ<15:0> bits of the BF1SEQ0 word is equal to or greater than the value programmed into the TSEQ<15:0> bits of the BF2SEQ0 word, Boot Flash 1 is aliased by the lower boot alias region, and Boot Flash 2 is aliased by the upper boot alias region. If TSEQ<15:0> bits of BF2SEQ0 is greater than TSEQ<15:0> bits of BF1SEQ0, the opposite is true (see Table 4-2 and Table 4-3 for BFxSEQ0 word memory locations).

The CSEQ<15:0> bits must contain the complement value of the TSEQ<15:0> bits; otherwise, the value of TSEQ<15:0> is considered invalid, and an alternate sequence is used. See **Section 4.1.2 "Alternate Sequence and Configuration Words"** for more information.

Once boot Flash memories are aliased, configuration space located in the lower boot alias region is used as the basis for the Configuration words, DEVSIGNO, DEVCPO, and DEVCFGx (and the associated alternate configuration registers). This means that the boot Flash region to be aliased by lower boot alias region memory must contain configuration values in the appropriate memory locations.

Note:	Do not use word program operation
	(NVMOP<3:0> = 0001) when program-
	ming data into the sequence and
	configuration spaces.

# 4.1.2 ALTERNATE SEQUENCE AND CONFIGURATION WORDS

Every word in the configuration space and sequence space has an associated alternate word (designated by the letter A as the first letter in the name of the word). During device start-up, primary words are read and if uncorrectable ECC errors are found, the BCFGERR (RCON<27>) flag is set and alternate words are used. If uncorrectable ECC errors are found in primary and alternate words, the BCFGFAIL (RCON<26>) flag is set and the default configuration is used.

Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>SSS</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>ts</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></tr<>	SSS										В	ts								
Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>Virtual Address (BFC6_#)</th><th>Register Name</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th></th></tr<>	Virtual Address (BFC6_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
Free AP20EVCPG 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCPD 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCVPD 31:0           Free AP20EVSIGND 31:0           Free B20EV	FF40	ABF2DEVCFG3	31:0																	
FRG AP272EVCF60 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF9 310           FRG AP272EVCF9 310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           TREC AP272EVC78040           10         -         -           FRG AP272EVC78040         310           FRG AP272EVC80         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC760         310           FRG AP272EVC760         310           FRG AP272EVC760         310	FF44	ABF2DEVCFG2	31:0																	x
	FF48	ABF2DEVCFG1	31:0																	x
See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FFEG         APE7DEVCPE         310           FFEG         APE7DEVSIGN3         3116	FF4C	ABF2DEVCFG0	31:0																	x
Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FF66         ABF2DEVSIGN1         31:0           FF66         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           THEO         CSEQ         31:16         —         —         —           ABF2DEVSIGN4         31:0         —         CSEQ         SSEQ         31:0           FF76         ABF2DEVSIGN2         31:0           TSEQ         SSEQ         SSEQ         SSEQ	FF50	ABF2DEVCP3	31:0																	x
H188 Add/DEVCP1       310         FFEO       AB72DEVSIGN2       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       B72DEVCFG       310 <t< td=""><td>FF54</td><td>ABF2DEVCP2</td><td>31:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Notes Se</td><td>o Toblo 24</td><td>2 for the h</td><td>it doporinti</td><td></td><td></td><td></td><td></td><td></td><td></td><td>x</td></t<>	FF54	ABF2DEVCP2	31:0							Notes Se	o Toblo 24	2 for the h	it doporinti							x
FF60       AB72DEVSIGN3       31.0         FF64       AB72DEVSIGN4       31.0         FF64       AB72DEVSIGN5       31.0         FF76       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72EC       31.16       -	FF58	ABF2DEVCP1	31:0							Note. Se	e Table 34		it description	JII5.						x
FF64       AB720EVSIGN0       310         FF76       AB72SEQ3       31:6       -	FF5C	ABF2DEVCP0	31:0																	x
FF66         AB720E VSIGN1 31:0           FF76         AB720E VSIGN0 31:0           FF76         B720E VCF63 31:0           TECE B720E VCF63 31:0           FF76         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VS	FF60	ABF2DEVSIGN3	31:0																	x
FFEG       ABF2DEVSIGN0       31:0         FF70       ABF2DEQ3       31:16       -	FF64	ABF2DEVSIGN2	31:0																	х
ABF2SEQ3       31:16	FF68	ABF2DEVSIGN1	31:0																	х
PF/0       AB22EQ3       16.0       -       <	FF6C	ABF2DEVSIGN0	31:0																	х
Image: Second	EE70		31:16	—	-	_			_	_	-	-	_		-	-	-	-	-	х
FF74       ABF2SEQ2       15.0       -	FF70	ADF23EQ3	15:0	_	—	—			—	—	-	_	—	_			_	—	—	x
Image: state in the s			31:16	_	_	_			_			_						_	_	x
HF78       ABPSED1       150       - <t< td=""><td>FF74</td><td>ABF2SEQ2</td><td>15:0</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>x</td></t<>	FF74	ABF2SEQ2	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	x
HF78       ABPSED1       150       - <t< td=""><td></td><td></td><td>31:16</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td></td><td></td><td>_</td><td></td><td>_</td><td>_</td><td></td><td></td><td>_</td><td>_</td><td>_</td><td>x</td></t<>			31:16	_	_	_	_	_			_		_	_			_	_	_	x
Strice       31:16       CSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC8       BF2DEVCF3       31:0         FFD0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD0       BF2DEVCP4       31:0         FFD0       BF2DEVCP3       31:0         FFE0       BF2DEVCP4       31:0         FFE0       BF2DEVCP4       31:0         FFE4       BF2DEVCP4       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2SEQ2       31:16       - <t< td=""><td>FF78</td><td>ABF2SEQ1</td><td></td><td>_</td><td colspan="9"></td><td>x</td></t<>	FF78	ABF2SEQ1		_										x						
TFC0       RAP2SEQ0       TSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG0       31:0         FFC0       BF2DEVCF0       31:0         FFD4       BF2DEVCP1       31:0         FFD4       BF2DEVCP2       31:0         FFD4       BF2DEVCP2       31:0         FFD6       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN0       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF6       BF2SEQ2       31:16			31:16		CSEQ<15:0> xx:															
FFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG2       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP3       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2SEQ3       11:16              FFF6       BF2SEQ2       11:16	FF7C	ABF2SEQ0																		
FFC4       BF2DEVCFG2       31:0         FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD4       BF2DEVCP1       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP1       31:0         FFD8       BF2DEVCP3       31:0         FFE0       BF2DEVCP3       31:0         FFE0       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFF6       BF2SEQ3       31:16       -	FFC0	BF2DEVCFG3	31:0																	x
FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD4       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP0       31:0         FFD7       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN4       31:0         FFF6       BF2DEVSIGN4       31:0         FFF7       BF2SEQ3       31:16																				x
FFCC BF2DEVCPG0 31:0         FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD5 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFD6 BF2DEVCP0 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF7 BF2DEVSIGN0 31:0         FFF8 BF2DEVSIGN0 31:0         FFF9 BF2SEQ2       31:16																				x
FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD6 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFE0 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN2 31:0         FFE6 BF2DEVSIGN3 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFF6 BF2DEQ2         31:16       - <td>FFCC</td> <td></td> <td>x</td>	FFCC																			x
FFD4       BF2DEVCP2       31:0         FFD8       BF2DEVCP1       31:0         FFD0       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN2       31:0         FFE4       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN2       31:0         FFF6       BF2DEVSIGN3       31:0         FFF7       BF2SEQ2       31:16       - <td></td> <td>x</td>																				x
Note: See Table 34-1 for the bit descriptions.           FFD8         BF2DEVCP0         31:0           FFC0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFF6         BF2SEQ3         31:16         -           15:0         -         -         -         -         -         -           FFF6         BF2SEQ2         31:16         -         -         -         -         -         -         -           FFF7         BF2SEQ2         31:16         -																				x
FFDC       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16  -	FFD8									Note: Se	e Table 34	-1 for the b	it description	ons.						x
FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16																				x
FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16   -			31:0																	x
FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3 <sup>31:16</sup> / <sub>15:0</sub>																				x
FFEC       BF2DEVSIGNO       31:0         FFFO       BF2SEQ3       31:16       -																				x
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																				x
FFF0       BF2SEQ3       15:0       -       <				_	_	_	—	—	—	_	_	_	_	_	_	_	_	_	_	x
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FFF0	BF2SEQ3						_				_		_		_	_		_	x
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u> </u>																		x
BF78     BF2SEQ1     31:16     -	FFF4	BF2SEQ2																		x
BF2SEQ1         15:0         -												_								-
FFFC BF2SEQ0 31:16 CSEQ<15:0>	FFF8	BF2SEQ1																		X
					_	_	_	_	_	_			_	_	_	_	_		_	х
		BF2SEQ0																		x

#### TABLE 1-3. BOOT ELASH 2 SEQUENCE AND CONEICUEATION WORDS SUMMARY

x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal. Legend:

PIC32MZ Embedded Connectivity (EC) Family

	7/1	esets
		All Resets
CHDPTR<15:0>	_	— 000
		000
14B0 DCH5CSIZ 31:16	_	— 000
15:0 CHCSIZ<15:0>		000
	_	— 000
15:0 CHCPTR<15:0>		000
	_	— 000
15:0 CHPDAT<15:0>		000
14E0 DCH6CON 31:16 CHPIGN<7:0>	_	— 000
14-0 DCHOCON 15:0 CHBUSY — CHPIGNEN — CHPATLEN — — CHCHNS CHEN CHAED CHCHN CHAEN — CHEDET	CHPRI<1	<b>1:0&gt;</b> 000
14F0 DCH6ECON 31:16 CHAIRQ<7:0>		00F
15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN —	_	— FF0
	TAIE C	HERIE 000
1500 DCHOINT 15:0 CHSDIF CHBLIF CHDLIF CHDLIF CHBCIF CHCCIF CH	ITAIF C	HERIF 000
1510 DCH6SSA 31:16 CHSSA<31:0>		000
		000
1520 DCH6DSA 31:16 CHDSA<31:0>		000
		000
1530 DCH6SSIZ 31:16	-	— 000
15:0 CHSSIZ<15:0>		000
	_	— 000
1540 CHDSIZ<15:0>		000
	_	— 000
15:0 CHSPTR<15:0>		000
	_	— 000
15:0 CHDPTR<15:0>		000
1570 DCH6CSIZ 31:16	_	— 000
1570 DCH0CSIZ 15:0>		000
	_	— 000
15:0 CHCPTR<15:0>		000
1590 DCH6DAT 31:16	_	— 000
1590 DCH6DAT 15:0>		000
1540 DOUTOON 31:16 CHPIGN<7:0>	_	— 000
15A0 DCH7CON 15:0 CHBUSY - CHPIGNEN - CHPATLEN - CHCHNS CHEN CHAED CHCHN CHAEN - CHEDET	CHPRI<1	1:0> 000

#### TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity Π <u>೧</u> Family

### REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL

	F	REGISTER 1						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	—	—	LPMERRIE	LPMRESIE	LPMACKIE	LPMNYIE	LPMSTIE	LPMTOIE
22:46	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC
23:16	—	—	—	LPMNAK	LPME	N<1:0>	R/W-0, HC LPMRES	LPMXMT
15:8	R-0	R-0	R-0	R-0	U-0	U-0	U-0	R-0
15.6		ENDPOINT<3:0>			—	—	—	RMTWAK
7:0	R-0	R-0						
7:0		HIRD	<3:0>			LNKSTA	TE<3:0>	

Legend:	HC = Hardware Clearable		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-30 Unimplemented: Read as '0'

511 51 50	
bit 29	LPMERRIE: LPM Error Interrupt Enable bit 1 = LPMERR interrupt is enabled 0 = LPMERR interrupt is disabled
bit 28	LPMRESIE: LPM Resume Interrupt Enable bit 1 = LPMRES interrupt is enabled 0 = LPMRES interrupt is disabled
bit 27	LPMACKIE: LPM Acknowledge Interrupt Enable bit 1 = Enable the LPMACK Interrupt 0 = Disable the LPMACK Interrupt
bit 26	LPMNYIE: LPM NYET Interrupt Enable bit 1 = Enable the LPMNYET Interrupt 0 = Disable the LPMNYET Interrupt
bit 25	LPMSTIE: LPM STALL Interrupt Enable bit 1 = Enable the LPMST Interrupt 0 = Disable the LPMST Interrupt
bit 24	LPMTOIE: LPM Time-out Interrupt Enable bit 1 = Enable the LPMTO Interrupt 0 = Disable the LPMTO Interrupt
bit 23-21	Unimplemented: Read as '0'
bit 20	LPMNAK: LPM-only Transaction Setting bit 1 = All endpoints will respond to all transactions other than a LPM transaction with a NAK 0 = Normal transaction operation Setting this bit to '1' will only take effect after the USB module as been LPM suspended.
bit 19-18	LPMEN<1:0>: LPM Enable bits ( <i>Device mode</i> ) 11 = LPM and Extended transactions are supported 10 = LPM is supported and Extended transactions are not supported 01 = LPM is not supported but Extended transactions are supported 00 = LPM and Extended transactions are not supported
bit 17	LPMRES: LPM Resume bit 1 = Initiate resume (remote wake-up). Resume signaling is asserted for 50 µs. 0 = No resume operation This bit is self-clearing.

REGISTI	STER 19-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)									
bit 17	SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)									
	1 = Frame synchronization pulse coincides with the first bit clock									
	0 = Frame synchronization pulse precedes the first bit clock									
bit 16	ENHBUF: Enhanced Buffer Enable bit <sup>(1)</sup>									
	= Enhanced Buffer mode is enabled									
	= Enhanced Buffer mode is disabled									
bit 15	DN: SPI/I <sup>2</sup> S Module On bit									
	$1 = SPI/I^2S$ module is enabled									
	$0 = SPI/I^2S$ module is disabled									
bit 14	Unimplemented: Read as '0'									
bit 13	SIDL: Stop in Idle Mode bit									
	1 = Discontinue operation when CPU enters in Idle mode									
	0 = Continue operation in Idle mode									
bit 12	DISSDO: Disable SDOx pin bit <sup>(4)</sup>									
	1 = SDOx pin is not used by the module. Pin is controlled by associated PORT re	gister								
	0 = SDOx pin is controlled by the module	5								
bit 11-10	10 MODE<32,16>: 32/16-Bit Communication Select bits									
	When AUDEN = 1:									
	MODE32 MODE16 Communication									
	1 1 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame									
	1 0 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame									
	0 1 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame									
	0 0 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame									
	When AUDEN = 0:									
	MODE32 MODE16 Communication									
	1 x <b>32-bit</b>									
	0 1 <b>16-bit</b>									
	0 0 <b>8-bit</b>									
bit 9	SMP: SPI Data Input Sample Phase bit									
	Master mode (MSTEN = 1):									
	1 = Input data sampled at end of data output time									
	0 = Input data sampled at middle of data output time									
	<u>Slave mode (MSTEN = 0):</u>									
1.1.0	SMP value is ignored when SPI is used in Slave mode. The module always uses S	SIVIP = 0.								
bit 8	<b>CKE:</b> SPI Clock Edge Select bit <sup>(2)</sup> 1 = Serial output data changes on transition from active clock state to Idle clock s	tata (aga CKD hit)								
	0 = Serial output data changes on transition from Idle clock state to die clock s 0 = Serial output data changes on transition from Idle clock state to active clock s									
bit 7	SSEN: Slave Select Enable (Slave mode) bit									
	1 = SSx pin used for Slave mode									
	$0 = \overline{SSx}$ pin not used for Slave mode, pin controlled by port function.									
bit 6	<b>CKP:</b> Clock Polarity Select bit <sup>(3)</sup>									
DIL O	1 =  Idle state for clock is a high level; active state is a low level									
	0 =  Idle state for clock is a low level; active state is a high level									
Note 1:	1: This bit can only be written when the ON bit = 0. Refer to Section 37.0 "Electrica	Il Characteristics" for								
	maximum clock frequency requirements.									
2:	2: This bit is not used in the Framed SPI mode. The user should program this bit to '	0' for the Framed SPI								
	mode (FRMEN = 1).									
3:	3: When AUDEN = 1, the SPI/ $l^2$ S module functions as if the CKP bit is equal to '1', r	egardless of the actual								
	value of the CKP bit.									
4:		these devices (see								
	Section 12.3 "Peripheral Pin Select (PPS)" for more information).									

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24	SQIEN	_	-	—		_	CSEN	N<1:0>
00.40	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0, HC
23:16	_	—	DATAE	N<1:0>	_	—	_	RESET
45.0	U-0	r-0	r-0	R/W-0	r-0	R/W-0	R/W-0	R/W-0
15:8		_		BURSTEN <sup>(1)</sup>	_	HOLD	WP	SERMODE
7.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	RXLATCH	_	LSBF	CPOL	CPHA		MODE<2:0>	

#### REGISTER 20-3: SQI1CFG: SQI CONFIGURATION REGISTER

Legend:	HC = Hardware Cleared	r = Reserved			
R = Readable bit	W = Writable bit U = Unimplemented bit, read a		read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

- bit 31 SQIEN: SQI Enable bit
  - 1 = SQI module is enabled
  - 0 = SQI module is disabled
- bit 30-26 Unimplemented: Read as '0'
- bit 25-24 **CSEN<1:0>:** Chip Select Output Enable bits
  - 11 = Chip Select 0 and Chip Select 1 are used
  - 10 = Chip Select 1 is used (Chip Select 0 is not used)
  - 01 = Chip Select 0 is used (Chip Select 1 is not used)
  - 00 = Chip Select 0 and Chip Select 1 are not used
- bit 23-22 Unimplemented: Read as '0'
- bit 21-20 DATAEN<1:0>: Data Output Enable bits
  - 11 = Reserved
  - 10 = SQID3-SQID0 outputs are enabled
  - 01 = SQID1 and SQID0 data outputs are enabled
  - 00 = SQID0 data output is enabled
- bit 19-17 Unimplemented: Read as '0'
- bit 16 **RESET:** Software Reset Select bit

This bit is automatically cleared by the SQI module. All of the internal state machines and FIFO pointers are reset by this reset pulse.

- 1 = A reset pulse is generated
- 0 = A reset pulse is not generated
- bit 15 Unimplemented: Read as '0'
- bit 14-13 Reserved: Must be programmed as '0'
- bit 12 **BURSTEN:** Burst Configuration bit<sup>(1)</sup>
  - 1 = Burst is enabled
  - 0 = Burst is not enabled
- bit 11 Reserved: Must be programmed as '0'
- bit 10 HOLD: Hold bit

In Single Lane or Dual Lane mode, this bit is used to drive the SQID3 pin, which can be used for devices with a HOLD input pin. The meaning of the values for this bit will depend on the device to which SQID3 is connected.

**Note 1:** This bit must be programmed as '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
31:24	—	_	-		—	_	—	ADM_EN				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	ADDR<7:0>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1				
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT				
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0				
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA				

#### REGISTER 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM\_EN: Automatic Address Detect Mode Enable bit
  - 1 = Automatic Address Detect mode is enabled
  - 0 = Automatic Address Detect mode is disabled

#### bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM\_EN bit is '1', this value defines the address character to use for automatic address detection.

- bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits
  - 11 = Reserved, do not use
  - 10 = Interrupt is generated and asserted while the transmit buffer is empty
  - 01 = Interrupt is generated and asserted when all characters have been transmitted
  - 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space
- bit 13 UTXINV: Transmit Polarity Inversion bit
  - If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):
  - 1 = UxTX Idle state is '0'
  - 0 = UxTX Idle state is '1'

#### If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
  - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
  - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module

#### bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
  - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
  - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
  - 1 = Transmit buffer is full
    - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only)
  - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24	—	—	HR10	<1:0>		HR01	<3:0>	
23:16	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			MIN10<2:0>		MIN01<3:0>			
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	—		SEC10<2:0>		SEC01<3:0>			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	—	_	—	_	—	—
Legend:								
R – Readable bit			W – Writable	hit	U = Unimple	mented hit re	ead as '0'	

#### REGISTER 25-3: RTCTIME: REAL-TIME CLOCK TIME VALUE REGISTER

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, tens digit; contains a value from 0 to 2

bit 27-24 **HR01<3:0>:** Binary-Coded Decimal Value of Hours bits, ones digit; contains a value from 0 to 9 bit 23 **Unimplemented:** Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, tens digit; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>:** Binary-Coded Decimal Value of Minutes bits, ones digit; contains a value from 0 to 9 bit 15 **Unimplemented:** Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, tens digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, ones digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

**Note:** This register is only writable when RTCWREN = 1 (RTCCON<3>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	—	—	-	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	-	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_	_	_	—	_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		—	_	_	AREIE	PKTIE	BDPIE	PENDIE <sup>(1)</sup>

#### REGISTER 26-7: CEINTEN: CRYPTO ENGINE INTERRUPT ENABLE REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-4 Unimplemented: Read as '0'
- bit 3 AREIE: Access Response Error Interrupt Enable bit
  - 1 = Access response error interrupts are enabled
  - 0 = Access response error interrupts are not enabled
- bit 2 **PKTIE:** DMA Packet Completion Interrupt Enable bit
  - 1 = DMA packet completion interrupts are enabled
  - 0 = DMA packet completion interrupts are not enabled
- bit 1 BDPIE: DMA Buffer Descriptor Processor Interrupt Enable bit
  - 1 = BDP interrupts are enabled
  - 0 = BDP interrupts are not enabled
- bit 0 **PENDIE:** Master Interrupt Enable bit<sup>(1)</sup>
  - 1 = Crypto Engine interrupts are enabled
  - 0 = Crypto Engine interrupts are not enabled

Note 1: The PENDIE bit is a Global enable bit and must be enabled together with the other interrupts desired.

### TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess										Bits									
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16						•	ADC O	utput Register (	) <31:16>	•				•	•		0000
B0B8	AD1DATA0	15:0							ADC O	utput Register	0 <15:0>								0000
POPC	AD1DATA1	31:16							ADC O	utput Register 2	<31:16>								0000
DUDC	ADIDAIAI	15:0							ADC O	utput Register	1 <15:0>								0000
POCO	AD1DATA2	31:16							ADC O	utput Register 2	2 <31:16>								0000
BUCU	ADIDAIAZ	15:0	ADC Output Register 2 <15:0>								0000								
BOC4 AD1DATA3 31:16 ADC Output Register 3 <31:16>									0000										
B0C4	ADIDATAS	15:0							ADC O	utput Register	3 <15:0>								0000
PACe	AD1DATA4	31:16							ADC O	utput Register 4	4 <31:16>								0000
BUCO	AD IDAIA4	15:0							ADC O	utput Register	4 <15:0>								0000
PACC	AD1DATA5	31:16							ADC O	utput Register &	5 <31:16>								0000
BUCC	ADIDAIAS	15:0							ADC (	Dutput Register	<15:0>								0000
RODO	AD1DATA6	31:16							ADC O	utput Register 6	S <31:16>								0000
BUDU	ADIDAIAO	15:0							ADC O	utput Register	6 <15:0>								0000
BOD4	AD1DATA7	31:16							ADC O	utput Register 7	′ <31:16>								0000
0004		15:0							ADC O	utput Register	7 <15:0>								0000
BOD8	AD1DATA8	31:16							ADC O	utput Register 8	3 <31:16>								0000
DODO		15:0								utput Register									0000
BODC	AD1DATA9	31:16							ADC O	utput Register 9	9 <31:16>								0000
DODO	ABIBAIAS	15:0								utput Register									0000
B0E0	AD1DATA10	31:16								tput Register 1									0000
DOLO		15:0								utput Register 2									0000
B0E4	AD1DATA11	31:16								tput Register 1									0000
DOLI		15:0								utput Register									0000
B0E8	AD1DATA12	31:16								tput Register 1									0000
2020		15:0								utput Register 1									0000
B0EC	AD1DATA13	31:16								tput Register 1									0000
		15:0								utput Register '									0000
B0F0	AD1DATA14	31:16								tput Register 1									0000
		15:0								utput Register 1									0000
B0F4	AD1DATA15	31:16								tput Register 1									0000
		15:0								utput Register 2									0000
B0F8	AD1DATA16	31:16								tput Register 1									0000
		15:0								utput Register									0000
B0FC	AD1DATA17	31:16								tput Register 1									0000
		15:0								utput Register									0000
B100	AD1DATA18	31:16								tput Register 1									0000
Legen		15:0			plemented re					utput Register1	8 <15:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGIST	ER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED)
bit 15	FLTEN5: Filter 17 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL5<1:0>: Filter 5 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
h:+ 40.0	00 = Acceptance Mask 0 selected
bit 12-8	FSEL5<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 - Magazara matching filter is stored in EIEO huffer 1
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN4: Filter 4 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL4<1:0>: Filter 4 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 4-0	<b>FSEL4&lt;4:0&gt;:</b> FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R-x	R-x										
51.24	CiFIFOUAn<31:24>											
23:16	R-x	R-x										
23.10	CiFIFOUAn<23:16>											
15:8	R-x	R-x										
15.6	CiFIFOUAn<15:8>											
7:0	R-x	R-x	R-x	R-x	R-x	R-x	R-0 <sup>(1)</sup>	R-0 <sup>(1)</sup>				
7:0				CiFIFOU	IAn<7:0>							

#### **REGISTER 29-22:** CiFIFOUAn: CAN FIFO USER ADDRESS REGISTER (n = 0 THROUGH 31)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-0 CiFIFOUAn<31:0>: CAN FIFO User Address bits

TXEN = 1: (FIFO configured as a Transmit Buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a Receive Buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

**Note 1:** This bit will always read '0', which forces byte-alignment of messages.

**Note:** This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	—	_		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	_	_	—	_		—
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
7.0	_	—	_		С	iFIFOCIn<4:0	>	

#### **REGISTER 29-23:** CiFIFOCIn: CAN MODULE MESSAGE INDEX REGISTER (n = 0 THROUGH 31)

#### Legend:

•						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-5 Unimplemented: Read as '0'

bit 4-0 CiFIFOCIn<4:0>: CAN Side FIFO Message Index bits

TXEN = 1: (FIFO configured as a Transmit Buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a Receive Buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

## 33.3.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32MZ EC devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- Configuration bit select lock

#### 33.3.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

#### 33.3.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No. Typical <sup>(2)</sup> Maximum			Units	Conditions				
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)								
DC30a 7 22		mA	4 MHz (Note 3)					
DC31a	8	24	mA	10 MHz				
DC32a	13	32	mA	60 MHz <b>(Note 3)</b>				
DC33a	21	42	mA	130 MHz (Note 3)				
DC34	26	48	mA	180 MHz (Note 3)				
DC35	28	52	mA	200 MHz				

#### TABLE 37-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to VSS, PBCLKx divisor = 1:128 ('x' ≠ 7)
- CPU is in Idle mode (CPU core Halted)
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Sym.	Characteristics	Min. Typ. <sup>(1)</sup>	Тур. <sup>(1)</sup>	Max.	Units	Conditions	
D130a	Ер	Cell Endurance	10,000	_	_	E/W	Without ECC	
D130b			20,000	—	—	E/W	With ECC	
D131	Vpr	VDD for Read	VDDMIN	_	VDDMAX	V	—	
D132	VPEW	VDD for Erase or Write	VDDMIN	_	VDDMAX	V	—	
D134a	Tretd	Characteristic Retention	10			Year	Without ECC	
D134b			20			Year	With ECC	
D135	Iddp	Supply Current during Programming	—	—	30	mA	_	
D136	Trw	Row Write Cycle Time (Notes 2, 4)		66813		FRC Cycles		
D137	Tqww	Quad Word Write Cycle Time (Note 4)	—	773	_	FRC Cycles	_	
D138	Tww	Word Write Cycle Time (Note 4)	_	383	_	FRC Cycles	—	
D139	TCE	Chip Erase Cycle Time (Note 4)	_	515373	_	FRC Cycles	—	
D140	TPFE	All Program Flash (Upper and Lower regions) Erase Cycle Time <b>(Note 4)</b>		256909	_	FRC Cycles	_	
D141	Трве	Program Flash (Upper or Lower regions) Erase Cycle Time (Note 4)	—	128453	—	FRC Cycles	—	
D142	TPGE	Page Erase Cycle Time (Note 4)		128453	_	FRC Cycles	_	

### TABLE 37-12: DC CHARACTERISTICS: PROGRAM MEMORY<sup>(3)</sup>

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

**2:** The minimum PBCLK5 for row programming is 4 MHz.

- **3:** Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on FRC accuracy (see Table 37-20) and FRC tuning values (see the OSCTUN register: Register 8-2).

#### TABLE 37-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Required Flash Wait States <sup>(1)</sup>	SYSCLK	Units	Conditions			
With ECC:						
0 Wait states 1 Wait state 2 Wait states	0 < SYSCLK ≤ 66 66 < SYSCLK ≤ 133 133 < SYSCLK ≤ 200	MHz	—			
Without ECC:						
0 Wait states 1 Wait state 2 Wait states	0 < SYSCLK ≤ 83 83 < SYSCLK ≤ 166 166 < SYSCLK ≤ 200	MHz	—			

**Note 1:** To use Wait states, the PFMWS<2:0> bits must be written with the desired Wait state value.

#### TABLE 37-18: SYSTEM TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No. Symbol Characteristics		Minimum	Typical	Maximum	Units	Conditions		
OS51	Fsys	System Frequency	DC	_	200	MHz	USB module disabled	
			30	_	200	MHz	USB module enabled	
OS55a	Fpb	Peripheral Bus Frequency	DC	_	100	MHz	For PBCLKx, 'x' $\neq$ 7	
OS55b			DC	_	200	MHz	For PBCLK7	
OS56	Fref	Reference Clock Frequency	—	_	50	MHz	For REFCLK1, 3, 4 and REFCLKO1, 3, 4 pins	

### TABLE 37-19: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No. Symbol Characterist		cs <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions	
OS50	Fin	PLL Input Frequency Range		5		64	MHz	ECPLL, HSPLL, FRCPLL modes
OS52	TLOCK	PLL Start-up Time (Lock Time)		—	—	100	μs	—
OS53	DCLK	CLKO Stability <sup>(2)</sup> (Period Jitter or Cumulative)		-0.25	—	+0.25	%	Measured over 100 ms period
OS54	FVco	PLL Vco Frequency Range		350	_	700	MHz	—
OS54a	554a FPLL PLL Output Frequency Range		10		200	MHz	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{PBCLK2}{\sqrt{CommunicationClock}}}}$$

For example, if PBCLK2 = 100 MHz and SPI bit rate = 50 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{100}{50}}} = \frac{D_{CLK}}{1.41}$$

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2016, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1186-4