

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024ecm144t-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

		Pin Nu	mber						
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description		
AN36	_		B4	8	Ι	Analog	Analog Input Channels		
AN37	_	—	B12	27	I	Analog			
AN38	_	_	B17	43	I	Analog			
AN39	_	_	A22	44	I	Analog			
AN40	_	_	A30	65	I	Analog			
AN41	_	_	B26	66	I	Analog			
AN42	_	_	A31	67	I	Analog			
AN45	11	20	B11	25	I	Analog			
AN46	17	26	B14	37	I	Analog			
AN47	18	27	A19	38	I	Analog	1		
AN48	21	32	B18	47	I	Analog			
AN49	22	33	A23	48	I	Analog	1		

TABLE 1-1: ADC1 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output PPS = Peripheral Pin Select P = Power I = Input

4.1.1 BOOT FLASH SEQUENCE AND CONFIGURATION SPACES

Sequence space is used to identify which boot Flash is aliased by aliased regions. If the value programmed into the TSEQ<15:0> bits of the BF1SEQ0 word is equal to or greater than the value programmed into the TSEQ<15:0> bits of the BF2SEQ0 word, Boot Flash 1 is aliased by the lower boot alias region, and Boot Flash 2 is aliased by the upper boot alias region. If TSEQ<15:0> bits of BF2SEQ0 is greater than TSEQ<15:0> bits of BF1SEQ0, the opposite is true (see Table 4-2 and Table 4-3 for BFxSEQ0 word memory locations).

The CSEQ<15:0> bits must contain the complement value of the TSEQ<15:0> bits; otherwise, the value of TSEQ<15:0> is considered invalid, and an alternate sequence is used. See **Section 4.1.2 "Alternate Sequence and Configuration Words"** for more information.

Once boot Flash memories are aliased, configuration space located in the lower boot alias region is used as the basis for the Configuration words, DEVSIGNO, DEVCPO, and DEVCFGx (and the associated alternate configuration registers). This means that the boot Flash region to be aliased by lower boot alias region memory must contain configuration values in the appropriate memory locations.

Note:	Do not use word program operation
	(NVMOP<3:0> = 0001) when program-
	ming data into the sequence and
	configuration spaces.

4.1.2 ALTERNATE SEQUENCE AND CONFIGURATION WORDS

Every word in the configuration space and sequence space has an associated alternate word (designated by the letter A as the first letter in the name of the word). During device start-up, primary words are read and if uncorrectable ECC errors are found, the BCFGERR (RCON<27>) flag is set and alternate words are used. If uncorrectable ECC errors are found in primary and alternate words, the BCFGFAIL (RCON<26>) flag is set and the default configuration is used.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ess)		Ð								B	lits								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
05A4	OFFOOF	31:16	-	—	_	_	—	_	—	—	_	_	_	—	—	_	VOFF<	17:16>	0000
05A4	OFF025	15:0								VOFF<15:1	>							-	0000
05A8	OFF026	31:16	_	-	_	—	-	_	-	—	_	_	—	—	_	—	VOFF<	17:16>	0000
USAO	OFF020	15:0								VOFF<15:1	>							—	0000
05AC	OFF027	31:16	_	_	—	—	_	—	_	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0070	011021	15:0				•				VOFF<15:1	>				_			—	0000
05B0	OFF028	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0020	011020	15:0								VOFF<15:1	>						1	—	0000
05B4	OFF029	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>							—	0000
05B8	OFF030	31:16	_	—	_	—	—	—	—	—	—	—	—	_	_	—	VOFF<		0000
		15:0								VOFF<15:1								—	0000
05BC	OFF031	31:16	_	—	_	—	—	_	_	—	_	_	_	_	—	_	VOFF<		0000
	OFF032	15:0				-				VOFF<15:1								—	0000
05C0		31:16	_	_	_	_	—	_	—	—	—	—	—		—	—	VOFF<	1	0000
		15:0				1				VOFF<15:1					r				0000
05C4	OFF033	31:16		_		_	—	—	—	-	_	—	_			—	VOFF<		0000
		15:0							_	VOFF<15:1	>	_					VOFF	-	0000
05C8	OFF034	31:16 15:0	_		_			_		— VOFF<15:1			_			—	VOFF<		0000
		31:16						_	_		>					_	VOFF<		0000
05CC	OFF035	15:0					_		_	VOFF<15:1		_			_		VOITS		0000
		31:16		_			_	_	_	_	_				_		VOFF<		0000
05D0	OFF036	15:0								VOFF<15:1							Voirs		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
05D4	OFF037	15:0								VOFF<15:1								_	0000
		31:16							_	_	_						VOFF<		0000
05D8	OFF038	15:0								VOFF<15:1								_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<		0000
05DC	OFF039	15:0								VOFF<15:1								_	0000
Legen	d: x = u	1 1	n value on F	Reset; — = u	unimplement	ted, read as	'0'. Reset valu	es are shown	in hexadecim										

DS60001191G-page 130

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Note 1: Registers" for more information.

This bit or register is not available on 64-pin devices. 2:

This bit or register is not available on devices without a CAN module. 3:

This bit or register is not available on 100-pin devices. 4:

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

8: This bit or register is not available on 124-pin devices.




FIGURE 8-1: PIC32MZ EC FAMILY OSCILLATOR DIAGRAM

3. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for help in deter-

mining the best oscillator components.

- PBCLK1 divided by 2 is available on the OSC2 pin in certain clock modes.
 Shaded regions indicate multiple instantiations of a peripheral or feature.
- Shaded regions indicate multiple instantiations of a peripheral or feature.
 Refer to Table 37-19 in Section 37.0 "Electrical Characteristics" for frequency limitations.

REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3 (CONTINUED)

bit 19-16 ENDPOINT<3:0>: Endpoint Registers Select bits

- bit 15-11 **Unimplemented:** Read as '0'
- bit 10-0 RFRMNUM<10:0>: Last Received Frame Number bits

PIC32MZ Embedded Connectivity (EC) Family

REGISTER 11-7: USBIE0CSR3: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 3 (ENDPOINT 0)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R-x	R-x	R-0	R-x	R-x	R-x	R-1	R-0	
31:24	MPRXEN	MPTXEN	BIGEND	HBRXEN	HBTXEN	DYNFIFOS	SOFTCONE	UTMIDWID	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	_	_	—	—	—	—	—	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15.0	_	_	_	_	—	—	—	—	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	_	_	_	_	_		_		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 MPRXEN: Automatic Amalgamation Option bit

- 1 = Automatic amalgamation of bulk packets is done
- 0 = No automatic amalgamation
- bit 30 **MPTXEN:** Automatic Splitting Option bit 1 = Automatic splitting of bulk packets is done
 - Automatic splitting of bulk packets
 - 0 = No automatic splitting
- bit 29 BIGEND: Byte Ordering Option bit
 - 1 = Big Endian ordering
 - 0 = Little Endian ordering
- bit 28 HBRXEN: High-bandwidth RX ISO Option bit
 1 = High-bandwidth RX ISO endpoint support is selected
 0 = No High-bandwidth RX ISO support
- bit 27 **HBTXEN:** High-bandwidth TX ISO Option bit 1 = High-bandwidth TX ISO endpoint support is selected 0 = No High-bandwidth TX ISO support
- bit 26 **DYNFIFOS:** Dynamic FIFO Sizing Option bit 1 = Dynamic FIFO sizing is supported 0 = No Dynamic FIFO sizing
- bit 25 SOFTCONE: Soft Connect/Disconnect Option bit 1 = Soft Connect/Disconnect is supported 0 = Soft Connect/Disconnect is not supported
- bit 24 UTMIDWID: UTMI+ Data Width Option bit Always '0', indicating 8-bit UTMI+ data width
- bit 23-0 Unimplemented: Read as '0'

REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	AUTOSET	ISO	MODE			DMAREQMD	—	—
		—	MODE	DIMAREQUIN	FREDATIG		DATAWEN	DATATGGL
	R/W-0, HS	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0	R/W-0, HS	R/W-0	R/W-0, HC
23:16	INCOMPTX	CLRDT	SENTSTALL	SENDSTALL	FLUSH	UNDERRUN	FIFONE	TXPKTRDY
	NAKTMOUT	GLRDT	RXSTALL	SETUPPKT	FLUSH	ERROR		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8			MULT<4:0>			T	XMAXP<10:8	>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				<p<7:0></p<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 AUTOSET: Auto Set Control bit

- 1 = TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the TX FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually.
- 0 = TXPKTRDY must be set manually for all packet sizes
- bit 30 **ISO:** Isochronous TX Endpoint Enable bit (Device mode)
 - 1 = Enables the endpoint for Isochronous transfers
 - 0 = Disables the endpoint for lsochronous transfers and enables it for Bulk or Interrupt transfers. This bit only has an effect in Device mode. In Host mode, it always returns '0'.
- bit 29 MODE: Endpoint Direction Control bit
 - 1 = Endpoint is TX
 - 0 = Endpoint is RX

This bit only has any effect where the same endpoint FIFO is used for both TX and RX transactions.

- bit 28 DMAREQEN: Endpoint DMA Request Enable bit
 - 1 = DMA requests are enabled for this endpoint
 - 0 = DMA requests are disabled for this endpoint
- bit 27 **FRCDATTG:** Force Endpoint Data Toggle Control bit
 - 1 = Forces the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received.
 - 0 = No forced behavior
- bit 26 DMAREQMD: Endpoint DMA Request Mode Control bit
 - 1 = DMA Request Mode 1
 - 0 = DMA Request Mode 0

This bit must not be cleared either before or in the same cycle as the above DMAREQEN bit is cleared.

- bit 25 DATAWEN: Data Toggle Write Enable bit (Host mode)
 - 1 = Enable the current state of the TX Endpoint data toggle (DATATGGL) to be written
 - 0 = Disables writing the DATATGGL bit
- bit 24 **DATATGGL:** Data Toggle Control bit (Host mode)

When read, this bit indicates the current state of the TX Endpoint data toggle. If DATAWEN = 1, this bit may be written with the required setting of the data toggle. If DATAWEN = 0, any value written to this bit is ignored.

USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 REGISTER 11-9: (ENDPOINT 1-7) (CONTINUED) bit 26 DATATWEN: Data Toggle Write Enable Control bit (Host mode) 1 = DATATGGL can be written 0 = DATATGGL is not writable bit 25 **DATATGGL:** Data Toggle bit (Host mode) When read, this bit indicates the current state of the endpoint data toggle. If DATATWEN = 1, this bit may be written with the required setting of the data toggle. If DATATWEN = 0, any value written to this bit is ignored. bit 24 **INCOMPRX:** Incomplete Packet Status bit 1 = The packet in the RX FIFO during a high-bandwidth Isochronous/Interrupt transfer is incomplete because parts of the data were not received 0 = Written by then software to clear this bit In anything other than Isochronous transfer, this bit will always return '0'. bit 23 **CLRDT:** Clear Data Toggle Control bit 1 = Reset the endpoint data toggle to '0' 0 = Leave endpoint data toggle alone bit 22 SENTSTALL: STALL Handshake Status bit (Device mode) 1 = STALL handshake is transmitted 0 = Written by the software to clear this bit **RXSTALL:** STALL Handshake Receive Status bit (*Host mode*) 1 = A STALL handshake has been received. An interrupt is generated. 0 = Written by the software to clear this bit bit 21 SENDSTALL: STALL Handshake Control bit (Device mode) 1 = Issue a STALL handshake 0 = Terminate stall condition **REQPKT:** IN Transaction Request Control bit (Host mode) 1 = Request an IN transaction. 0 = No request This bit is cleared when RXPKTRDY is set. bit 20 FLUSH: Flush FIFO Control bit 1 = Flush the next packet to be read from the endpoint RX FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. This should only be used when RXPKTRDY is set. If the FIFO is doublebuffered, FLUSH may need to be set twice to completely clear the FIFO. 0 = Normal FIFO operation This bit is automatically cleared. bit 19 DATAERR: Data Packet Error Status bit (Device mode) 1 = The data packet has a CRC or bit-stuff error.

- = The data packet has a CRC
- 0 = No data error

This bit is cleared when RXPKTRDY is cleared. This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns '0'.

DERRNAKT: Data Error/NAK Time-out Status bit (Host mode)

- 1 = The data packet has a CRC or bit-stuff error. In Bulk mode, the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK limit.
- 0 = No data or NAK time-out error

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
31:24		_	_	_	_	_	NRSTX	NRST		
23:16	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-0	R/W-1	R/W-0		
23.10	LSEOF<7:0>									
15:8	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-1	R/W-1	R/W-1		
10.0	FSEOF<7:0>									
7.0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R.W-0	R/W-0	R/W-0		
7:0	HSEOF<7:0>									

REGISTER 11-17: USBEOFRST: USB END-OF-FRAME/SOFT RESET CONTROL REGISTER

Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

- bit 25 NRSTX: Reset of XCLK Domain bit
 - 1 = Reset the XCLK domain, which is clock recovered from the received data by the PHY
 - 0 = Normal operation
- bit 24 NRST: Reset of CLK Domain bit
 - $\ensuremath{\mathtt{1}}$ = Reset the CLK domain, which is clock recovered from the peripheral bus
 - 0 = Normal operation
- bit 23-16 LSEOF<7:0>: Low-Speed EOF bits These bits set the Low-Speed transaction in units of 1.067 μs (default setting is 121.6 μs) prior to the EOF to stop new transactions from beginning.

bit 15-8 **FSEOF<7:0>:** Full-Speed EOF bits These bits set the Full-Speed transaction in units of 533.3 μs (default setting is 63.46 μs) prior to the EOF to stop new transactions from beginning.

bit 7-0 **HSEOF<7:0>:** Hi-Speed EOF bits These bits set the Hi-Speed transaction in units of 133.3 μs (default setting is 17.07 μs) prior to the EOF to stop new transactions from beginning.

PIC32MZ Embedded Connectivity (EC) Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_		_	—	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_		—	_	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_		—	_	—	—
7.0	R-0, HC	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R-0
7:0	BAD1	BAD2	DMTEVENT					WINOPN

REGISTER 15-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

Legend:	HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8	Unimplemented: Read as '0'
bit 7	BAD1: Bad STEP1<7:0> Value Detect bit
	1 = Incorrect STEP1<7:0> value was detected
	0 = Incorrect STEP1<7:0> value was not detected
bit 6	BAD2: Bad STEP2<7:0> Value Detect bit
	1 = Incorrect STEP2<7:0> value was detected
	0 = Incorrect STEP2<7:0> value was not detected
bit 5	DMTEVENT: Deadman Timer Event bit
	1 = Deadman timer event was detected (counter expired or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment)
	0 = Deadman timer even was not detected
bit 4-1	Unimplemented: Read as '0'
bit 0	WINOPN: Deadman Timer Clear Window bit
	1 = Deadman timer clear window is open
	0 = Deadman timer clear window is not open

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			—	-	-	_		—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	—	-	_	_	_	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	-	—	—	_	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	OC32	OCFLT ⁽¹⁾	OCTSEL ⁽²⁾		OCM<2:0>	

REGISTER 18-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit
 - 1 = Output Compare peripheral is enabled
 - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 **OC32:** 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source
 - 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 **OCFLT:** PWM Fault Condition Status bit⁽¹⁾
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit⁽²⁾
 - 1 = Timery is the clock source for this Output Compare module
 - 0 = Timerx is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin enabled
 - 110 = PWM mode on OCx; Fault pin disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.
 - **2:** Refer to Table 18-1 for Timerx and Timery selections.

19.1 SPI Control Registers

TABLE 19-1: SPI1 THROUGH SPI6 REGISTER MAP

ess										Bi	ts								
Virtual Address (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:0)>	MCLKSEL	—	—	—	—	—	SPIFE	ENHBUF	0000
1000	SFILCON	15:0	ON	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	EL<1:0>	SRXIS	EL<1:0>	0000
1010	SPI1STAT	31:16	—	—	—			BUFELM<4:	:0>		—	—	—		TX	BUFELM<4			0000
1010		15:0	_	—	—	FRMERR	SPIBUSY	—	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE		SPITBF	SPIRBF	0008
1020	SPI1BUF	31:16 15:0								DATA<	:31:0>								0000
1020	SPI1BRG	31:16		—	—	_	—	_	_	_	_	_	—	—	_	—	—	—	0000
1030	SFIIDKG	15:0			—						E	8RG<12:0>							0000
		31:16	—	_	—	_	—	—	—	_	—	—		_	—		—	—	0000
1040	SPI1CON2	15:0	SPI SGNEXT	_	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	_	_	AUD MONO	—	AUDMO	DD<1:0>	0000
1200	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:0)>	MCLKSEL	—	_	_	—		SPIFE	ENHBUF	0000
1200	01 120011	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE			EL<1:0>	0000
1210	SPI2STAT	31:16	_	_				BUFELM<4:	:0>		—	—				BUFELM<4		1	0000
1210		15:0	_	—	—	FRMERR	SPIBUSY	—		SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE		SPITBF	SPIRBF	
1220	SPI2BUF	31:16 15:0								DATA<	:31:0>								0000
1230	SPI2BRG	31:16	_	_	—		—	_	—		—	—	—	—	—	—	—	—	0000
1230		15:0	_	_	—	_	_	_	—					BRG<8:0>					0000
		31:16	—	_	—		_	—	—	—	_	—			—	_	_	—	0000
1240	SPI2CON2	15:0	SPI SGNEXT	—	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	—	—	AUD MONO	—	AUDMO		0000
1400	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW		RMCNT<2:0		MCLKSEL	—	_	—	—		SPIFE	ENHBUF	
1100		15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE		SRXIS	EL<1:0>	0000
1410	SPI3STAT	31:16	_	_				BUFELM<4:	:0>	0017110	-	-	-			BUFELM<4		000005	0000
		15:0	—	—	—	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE		SPITBF	SPIRBF	0008
1420	SPI3BUF	31:16 15:0								DATA<	:31:0>								0000
1/130	SPI3BRG	31:16	_	—	—		—	-	—	-	_	_	—	_	—		—	—	0000
1430		15:0	_	—	—	_	—		—					BRG<8:0>					0000
		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	-	—	0000
1440	SPI3CON2	15:0	SPI SGNEXT	—	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	_	_	AUD MONO	—	AUDMO	DC<1:0>	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	—	_	_	_	_	_	—	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—						_	
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	_	—	_	_	_	F	REGSEL<2:0>		
7.0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	M	IEMTYPE<2:0)>		M	EMSIZE<4:0>	(1)		

REGISTER 24-2: EBIMSKx: EXTERNAL BUS INTERFACE ADDRESS MASK REGISTER ('x' = 0-3)

Legend:

R = Readable bit	W = Writable bit	= Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-11 Unimplemented: Read as '0'

bit 10-8	REGSEL<2:0>: Timing Register Set for Chip Select 'x' bits
	111 = Reserved
	•
	•
	• 011 = Reserved
	011 = Reserved 010 = Use EBISMT2
	001 = Use EBISMT2
	000 = Use EBISMT0
bit 7-5	
DIL 7-5	MEMTYPE<2:0>: Select Memory Type for Chip Select 'x' bits
	111 = Reserved
	•
	•
	011 = Reserved
	010 = NOR-Flash
	001 = SRAM
	000 = Reserved
bit 4-0	MEMSIZE <4:0>: Select Memory Size for Chip Select 'x' bits ⁽¹⁾
	11111 = Reserved
	•
	•
	01010 = Reserved
	01001 = 16 MB
	01000 = 8 MB
	00111 = 4 MB
	00110 = 2 MB
	00101 1 MD
	00101 = 1 MB
	00101 = 1 MB 00100 = 512 KB
	00100 = 512 KB 00011 = 256 KB
	00100 = 512 KB 00011 = 256 KB 00010 = 128 KB
	00100 = 512 KB 00011 = 256 KB 00010 = 128 KB 00001 = 64 KB (smaller memories alias within this range)
	00100 = 512 KB 00011 = 256 KB 00010 = 128 KB

Note 1: The specified value for these bits depends on the number of available address lines. Refer to the specific device pin table (Table 2 through Table 5) for the available address lines.

26.1 Crypto Engine Control Registers

TABLE 26-2: CRYPTO ENGINE REGISTER MAP

ess		6								E	Bits								6
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	CEVER	31:16														0000			
3000	OEVER	15:0														0000			
5004	CECON	31:16	_												—	0000			
		15:0	-	—	—	—	—	—	—	—	—	SWRST	SWAPEN	—	—	BDPCHST	BDPPLEN	DMAEN	0000
5008	CEBDADDR	31:16								BDPAD	DR<31:0>								0000
	-	15:0		0000															
500C	CEBDPADDR	31:16								BASEAD	DDR<31:0	>							0000
		15:0				-				05.4.0				DDOT 1	TE 0.0		OTADT		0000
5010	CESTAT	31:16 15:0	ER	RMODE<2	2:0>	E	RROP<2:0	>	ERRPHA		— RL<15:0>	—		BDSTA	TE<3:0>		START	ACTIVE	
		31:16	_					_										_	0000
5014	CEINTSRC	15:0		_	_	_				_	_		_	_	AREIF	PKTIF		PENDIF	
		31:16					_											FENDIF	0000
5018	CEINTEN	15:0								_			_		AREIE	PKTIE	CBDIE	PENDIE	
		31:16		_	_	_	_				_			_		_	_		0000
501C	CEPOLLCON	15:0								BDPPLO	CON<15:0		l l						0000
		31:16											0000						
5020	CEHDLEN	15:0	0 — — — — — — — HDRLEN<7:0>										0000						
		31:16	16										0000						
5024	CETRLLEN	15:0	_	_	_	_	_	_	_	_				TRLRL	EN<7:0>				0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	29/21/13/5 28/20/12/4 2		Bit Bit 7/19/11/3 26/18/10/2		Bit 24/16/8/0					
31:24	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/V									
31.24	FLTEN15	MSEL1	5<1:0>		FSEL15<4:0>								
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10	FLTEN14	MSEL1	4<1:0>	FSEL14<4:0>									
15:8	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
10.0	FLTEN13	MSEL1	3<1:0>		F	SEL13<4:0>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0	FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0>							

REGISTER 29-13: CIFLTCON3: CAN FILTER CONTROL REGISTER 3

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN15: Filter 15 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 30-29	MSEL15<1:0>: Filter 15 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 28-24	FSEL15<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN14: Filter 14 Enable bit
	1 = Filter is enabled0 = Filter is disabled
bit 22-21	MSEL14<1:0>: Filter 14 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected
bit 20-16	FSEL14<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

32.1 Comparator Voltage Reference Control Registers

TABLE 32-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess		æ	Bits														s		
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0500	CVRCON	31:16	_	—	_	—	—	-	—	—	—	—	—	—	—	—	—	_	0000
0200	CVRCON	15:0	ON	—	_	_	—	—	_	—	—	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 34-9: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
		EBI RDYINV3	EBI RDYINV2	EBI RDYINV1	_	EBI RDYEN3	EBI RDYEN2	EBI RDYEN1
23:16	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
		-	_	-	_	—	EBIRDYLVL	EBIRPEN
45-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	EBIWEEN	EBIOEEN	—	_	EBIBSEN1	EBIBSEN0
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	EBICSEN3	EBICSEN2	EBICSEN1	EBICSEN0	_	_	EBIDEN1	EBIDEN0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	Unimplemented: Read as '0'
bit 30	EBIRDYINV3: EBIRDY3 Inversion Control bit
	1 = Invert EBIRDY3 pin before use
	0 = Do not invert EBIRDY3 pin before use
bit 29	EBIRDYINV2: EBIRDY2 Inversion Control bit
	1 = Invert EBIRDY2 pin before use
	0 = Do not invert EBIRDY2 pin before use
bit 28	EBIRDYINV1: EBIRDY1 Inversion Control bit
	1 = Invert EBIRDY1 pin before use0 = Do not invert EBIRDY1 pin before use
bit 27	
	Unimplemented: Read as '0'
bit 26	EBIRDYEN3: EBIRDY3 Pin Enable bit
	1 = EBIRDY3 pin is enabled for use by the EBI module
	0 = EBIRDY3 pin is available for general use
bit 25	EBIRDYEN2: EBIRDY2 Pin Enable bit
	1 = EBIRDY2 pin is enabled for use by the EBI module
	0 = EBIRDY2 pin is available for general use
bit 24	EBIRDYEN1: EBIRDY1 Pin Enable bit
	1 = EBIRDY1 pin is enabled for use by the EBI module
	0 = EBIRDY1 pin is available for general use
bit 23-18	Unimplemented: Read as '0'
bit 17	EBIRDYLVL: EBIRDYx Pin Sensitivity Control bit
	1 = Use level detect for EBIRDYx pins
	0 = Use edge detect for EBIRDYx pins
bit 16	EBIRPEN: EBIRP Pin Sensitivity Control bit
	$1 = \overline{EBIRP}$ pin is enabled for use by the EBI module
	0 = EBIRP pin is available for general use

bit 15-14 **Unimplemented:** Read as '0'

Note: When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Sym.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
D130a	Ер	Cell Endurance	10,000	_	_	E/W	Without ECC	
D130b			20,000	—	—	E/W	With ECC	
D131	Vpr	VDD for Read	VDDMIN	_	VDDMAX	V	—	
D132	VPEW	VDD for Erase or Write	VDDMIN	_	VDDMAX	V	—	
D134a	Tretd	Characteristic Retention	10			Year	Without ECC	
D134b			20			Year	With ECC	
D135	Iddp	Supply Current during Programming	—	—	30	mA	_	
D136	Trw	Row Write Cycle Time (Notes 2, 4)	_	66813		FRC Cycles		
D137	Tqww	Quad Word Write Cycle Time (Note 4)	—	773	_	FRC Cycles	_	
D138	Tww	Word Write Cycle Time (Note 4)	_	383	_	FRC Cycles	—	
D139	TCE	Chip Erase Cycle Time (Note 4)	—	515373	—	FRC Cycles		
D140	TPFE	All Program Flash (Upper and Lower regions) Erase Cycle Time (Note 4)	—	256909	—	FRC Cycles	—	
D141	Трве	Program Flash (Upper or Lower regions) Erase Cycle Time (Note 4)	—	128453	—	FRC Cycles	_	
D142	TPGE	Page Erase Cycle Time (Note 4)	_	128453	_	FRC Cycles	_	

TABLE 37-12: DC CHARACTERISTICS: PROGRAM MEMORY⁽³⁾

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The minimum PBCLK5 for row programming is 4 MHz.

- **3:** Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on FRC accuracy (see Table 37-20) and FRC tuning values (see the OSCTUN register: Register 8-2).

TABLE 37-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \end{array}$				
Required Flash Wait States ⁽¹⁾	SYSCLK Units		Conditions		
With ECC:					
0 Wait states 1 Wait state 2 Wait states	0 < SYSCLK ≤ 66 66 < SYSCLK ≤ 133 133 < SYSCLK ≤ 200	MHz	—		
Without ECC:					
0 Wait states 1 Wait state 2 Wait states	0 < SYSCLK ≤ 83 83 < SYSCLK ≤ 166 166 < SYSCLK ≤ 200	MHz	—		

Note 1: To use Wait states, the PFMWS<2:0> bits must be written with the desired Wait state value.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2016, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1186-4