



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	98
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048ecg124t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 4: PIN NAMES FOR 124-PIN DEVICES (CONTINUED)

A34 **124-PIN VTLA (BOTTOM VIEW)** A17 B29 B13 PIC32MZ0512EC(E/F/K)124 B41 PIC32MZ1024EC(G/H/M)124 PIC32MZ1024EC(E/F/K)124 PIC32MZ2048EC(G/H/M)124 B56 A51

Α1

Polarity Indicator

A68

Package Pin #	Full Pin Name
B1	EBIA5/AN34/PMA5/RA5
B2	EBID6/AN16/PMD6/RE6
В3	EBIA6/AN22/RPC1/PMA6/RC1
B4	AN36/ETXD1/RJ9
B5	EBIWE/AN20/RPC3/PMWR/RC3
В6	AN14/C1IND/RPG6/SCK2/RG6
В7	EBIA3/AN12/C2IND/RPG8/SCL4/PMA3/RG8
В8	VDD
В9	EBIA2/AN11/C2INC/RPG9/PMA2/RG9
B10	AN25/RPE8/RE8
B11	AN45/C1INA/RPB5/RB5
B12	AN37/ERXCLK/EREFCLK/RJ11
B13	Vss
B14	PGEC2/AN46/RPB6/RB6
B15	VREF-/CVREF-/AN27/RA9
B16	AVDD
B17	AN38/ETXD2/RH0
B18	EBIA10/AN48/RPB8/PMA10/RB8
B19	EBIA13/CVREFOUT/AN5/RPB10/PMA13/RB10
B20	Vss
B21	TCK/EBIA19/AN29/RA1
B22	TDO/EBIA17/AN31/RPF12/RF12
B23	AN8/RB13
B24	EBIA0/AN10/RPB15/OCFB/PMA0/RB15
B25	VDD
B26	AN41/ERXD1/RH5
B27	AN32/AETXD0/RPD14/RD14
B28	OSC1/CLKI/RC12

Package Pin #         Full Pin Name           B29         Vss           B30         D+           B31         RPF2/SDA3/RF2           B32         ERXD0/RH8           B33         ECOL/RH10           B34         EBIRDY1/SDA2/RA3           B35         Vpd           B36         EBIA9/RPF4/SDA5/PMA9/RF4           B37         RPA14/SCL1/RA14           B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VpD           B54         TRD2/SQID2/RG14           B55         TRD0/SQID0/RG13		
B30         D+           B31         RPF2/SDA3/RF2           B32         ERXD0/RH8           B33         ECOL/RH10           B34         EBIRDY1/SDA2/RA3           B35         Vdd           B36         EBIA9/RPF4/SDA5/PMA9/RF4           B37         RPA14/SCL1/RA14           B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14		Full Pin Name
B31         RPF2/SDA3/RF2           B32         ERXD0/RH8           B33         ECOL/RH10           B34         EBIRDY1/SDA2/RA3           B35         Vbd           B36         EBIA9/RPF4/SDA5/PMA9/RF4           B37         RPA14/SCL1/RA14           B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VbD           B54         TRD2/SQID2/RG14	B29	Vss
B32 ERXDO/RH8 B33 ECOL/RH10 B34 EBIRDY1/SDA2/RA3 B35 VDD B36 EBIA9/RPF4/SDA5/PMA9/RF4 B37 RPA14/SCL1/RA14 B38 EBIA15/RPD9/PMCS2/PMA15/RD9 B39 EMDC/RPD11/RD11 B40 ERXDV/ECRSDV/RH13 B41 SOSCI/RPC13/RC13 B42 EBID14/RPD2/PMD14/RD2 B43 EBID12/RPD12/PMD12/RD12 B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 VSS B49 EBID10/RPF1/PMD10/RF1 B50 EBIBA/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B30	D+
B33	B31	RPF2/SDA3/RF2
B34 EBIRDY1/SDA2/RA3 B35 VDD B36 EBIA9/RPF4/SDA5/PMA9/RF4 B37 RPA14/SCL1/RA14 B38 EBIA15/RPD9/PMCS2/PMA15/RD9 B39 EMDC/RPD11/RD11 B40 ERXDV/ECRSDV/RH13 B41 SOSCI/RPC13/RC13 B42 EBID14/RPD2/PMD14/RD2 B43 EBID12/RPD12/PMD12/RD12 B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 VSS B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B32	ERXD0/RH8
B35         VDD           B36         EBIA9/RPF4/SDA5/PMA9/RF4           B37         RPA14/SCL1/RA14           B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         VSS           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B33	ECOL/RH10
B36 EBIA9/RPF4/SDA5/PMA9/RF4 B37 RPA14/SCL1/RA14 B38 EBIA15/RPD9/PMCS2/PMA15/RD9 B39 EMDC/RPD11/RD11 B40 ERXDV/ECRSDV/RH13 B41 SOSCI/RPC13/RC13 B42 EBID14/RPD2/PMD14/RD2 B43 EBID12/RPD12/PMD12/RD12 B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 VSS B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B34	EBIRDY1/SDA2/RA3
B37         RPA14/SCL1/RA14           B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B35	VDD
B38         EBIA15/RPD9/PMCS2/PMA15/RD9           B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B36	EBIA9/RPF4/SDA5/PMA9/RF4
B39         EMDC/RPD11/RD11           B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B37	RPA14/SCL1/RA14
B40         ERXDV/ECRSDV/RH13           B41         SOSCI/RPC13/RC13           B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B38	EBIA15/RPD9/PMCS2/PMA15/RD9
B41 SOSCI/RPC13/RC13 B42 EBID14/RPD2/PMD14/RD2 B43 EBID12/RPD12/PMD12/RD12 B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 Vss B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B39	EMDC/RPD11/RD11
B42         EBID14/RPD2/PMD14/RD2           B43         EBID12/RPD12/PMD12/RD12           B44         ETXERR/RJ0           B45         EBIRDY3/RJ2           B46         SQICS1/RPD5/RD5           B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B40	ERXDV/ECRSDV/RH13
B43 EBID12/RPD12/PMD12/RD12 B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 Vss B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B41	SOSCI/RPC13/RC13
B44 ETXERR/RJ0 B45 EBIRDY3/RJ2 B46 \$\overline{\text{SQICS1/RPD5/RD5}}\$ B47 ETXCLK/RPD7/RD7 B48 Vss B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B42	EBID14/RPD2/PMD14/RD2
B45 EBIRDY3/RJ2 B46 SQICS1/RPD5/RD5 B47 ETXCLK/RPD7/RD7 B48 Vss B49 EBID10/RPF1/PMD10/RF1 B50 EBID8/RPG0/PMD8/RG0 B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B43	EBID12/RPD12/PMD12/RD12
B46         \$\overline{\sqrt{SQICS1}}\rightarrow{RPD5/RD5}\$           B47         \$\overline{\sqrt{ETXCLK/RPD7/RD7}}\$           B48         \$\overline{\sqrt{Vss}}\$           B49         \$\overline{\sqrt{BID10/RPF1/PMD10/RF1}}\$           B50         \$\overline{\sqrt{BID8/RPG0/PMD8/RG0}}\$           B51         \$\overline{\sqrt{TRD3/SQID3/RA7}}\$           B52         \$\overline{\sqrt{BID0/PMD0/RE0}}\$           B53         \$\overline{\sqrt{VdD}}\$           B54         \$\overline{\sqrt{TRD2/SQID2/RG14}}\$	B44	ETXERR/RJ0
B47         ETXCLK/RPD7/RD7           B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B45	EBIRDY3/RJ2
B48         Vss           B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VbD           B54         TRD2/SQID2/RG14	B46	SQICS1/RPD5/RD5
B49         EBID10/RPF1/PMD10/RF1           B50         EBID8/RPG0/PMD8/RG0           B51         TRD3/SQID3/RA7           B52         EBID0/PMD0/RE0           B53         VDD           B54         TRD2/SQID2/RG14	B47	ETXCLK/RPD7/RD7
B50 EBID8/RPG0/PMD8/RG0  B51 TRD3/SQID3/RA7  B52 EBID0/PMD0/RE0  B53 VDD  B54 TRD2/SQID2/RG14	B48	Vss
B51 TRD3/SQID3/RA7 B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B49	EBID10/RPF1/PMD10/RF1
B52 EBID0/PMD0/RE0 B53 VDD B54 TRD2/SQID2/RG14	B50	EBID8/RPG0/PMD8/RG0
B53 VDD  B54 TRD2/SQID2/RG14	B51	TRD3/SQID3/RA7
B54 TRD2/SQID2/RG14	B52	EBID0/PMD0/RE0
	B53	VDD
B55 TRD0/SQID0/RG13	B54	TRD2/SQID2/RG14
	B55	TRD0/SQID0/RG13
B56 EBID3/RPE3/PMD3/RE3	B56	EBID3/RPE3/PMD3/RE3

- The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Note Select (PPS)" for restrictions.
  - Every I/O port pin (RAx-RJx) can be used as a change notification pin (CNAx-CNJx). See Section 12.0 "I/O Ports" for more information.
  - Shaded pins are 5V tolerant. 3:
  - The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 4-19: SYSTEM BUS TARGET 11 REGISTER MAP

ess		_									Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
AC20	SBT11ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>			_	_	_	_	_	_	_	0000
71020	OBTTILLOGT	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
ΔC24	SBT11ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A024	3BTTTLL002	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
AC28	SBT11ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
A020	SBITTECON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AC30	SBT11ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
71000	OBTTIEGENO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
AC38	SBT11ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
AC40	SBT11REG0	31:16								BA	SE<21:6>								xxxx
71040	OBTTINEOU	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
AC50	SBT11RD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
71000	OBTTINDO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC58	SBT11WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
71000	OBTTIWING	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC60	SBT11REG1	31:16								BA	SE<21:6>								xxxx
71000	OBTTINEOT	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
AC70	SBT11RD1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
,.070	OBT TIND	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC78	SBT11WR1	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	xxxx
,,,,,,	OBTTIWIN	15:0	_	_	_	_	_	_	-	_	1	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

#### REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	-				_	_			
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	R/W-0, HC R/W-0		R-0, HS, HC	R-0, HS, HC	U-0	U-0	U-0	U-0			
15:8	WR <sup>(1)</sup>	WREN <sup>(1)</sup>	WRERR <sup>(1)</sup>	LVDERR <sup>(1)</sup>	_	_	_	_			
7.0	R/W-0 U-0		U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	SWAP	_	_	_	NVMOP<3:0>						

Legend:	HS = Hardware Set	HC = Hardware Cleared						
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

#### bit 31-16 Unimplemented: Read as '0'

bit 15 WR: Write Control bit (1)

This bit cannot be cleared and can be set only when WREN = 1 and the unlock sequence has been performed.

1 = Initiate a Flash operation

0 = Flash operation is complete or inactive

bit 14 WREN: Write Enable bit<sup>(1)</sup>

1 = Enable writes to the WR bit and disables writes to the NVMOP<3:0> bits

0 = Disable writes to WR bit and enables writes to the NVMOP<3:0> bits

bit 13 WRERR: Write Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation.

1 = Program or erase sequence did not complete successfully

0 = Program or erase sequence completed normally

bit 12 LVDERR: Low-Voltage Detect Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation.

1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 = Voltage level is acceptable for programming

bit 11-8 Unimplemented: Read as '0'

bit 7 **SWAP:** Program Flash Bank Swap Control bit

This bit can be modified only when the WREN bit is '0' and the unlock sequence has been performed.

- 1 = Program Flash Bank 2 is mapped to the lower mapped region and program Flash Bank 1 is mapped to the upper mapped region
- 0 = Program Flash Bank 1 is mapped to the lower mapped region and program Flash Bank 2 is mapped to the upper mapped region
- bit 6-4 Unimplemented: Read as '0'
- Note 1: These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.
  - 2: This operation results in a "no operation" (NOP) when the Dynamic Flash ECC Configuration bits = 00 (FECCCON<1:0> (DVCFG0<9:8>)), which enables ECC at all times. For all other FECCCON<1:0> bit settings, this command will execute, but will not write the ECC bits for the word and can cause DED errors if dynamic Flash ECC is enabled (FECCCON<1:0> = 01). Refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) for information regarding ECC and Flash programming.

#### REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit<sup>(1)</sup>
  - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
  - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 **Unimplemented:** Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = CRC is assigned to Channel 7
  - 110 = CRC is assigned to Channel 6
  - 101 = CRC is assigned to Channel 5
  - 100 = CRC is assigned to Channel 4
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1
  - 000 = CRC is assigned to Channel 0

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

#### REGISTER 10-18: DCHxDAT: DMA CHANNEL x PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	_	_	_	_	_	_	_	_					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	_	_	_	_	_	_	_	_					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	CHPDAT<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				CHPDAT	<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHPDAT<15:0>: Channel Data Register bits

Pattern Terminate mode:

Data to be matched must be stored in this register to allow terminate on match.

All other modes:

Unused.

0
201
Ψ
.2016
6
Microchip
Technology
nc.

TABLE 11-1: USB REGISTER MAP (CONTINUED)

IABLE 11-	11-1: USB REGISTER MAP (CONTINUED)																	
										Bits				•				
Virtual Address Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
usb	31:16				I	I			D	ATA<31:16>		I	I		ı			0000
3028 FIFO2	15:0									DATA<15:0>								0000
302C USB	31:16								D	ATA<31:16>								0000
FIFO3	15:0									DATA<15:0>								0000
3030 USB	31:16								D	ATA<31:16>								0000
FIFO4	15:0									DATA<15:0>								0000
3034 USB	31:16									ATA<31:16>								0000
FIFO5	15:0									DATA<15:0>								0000
3038 USB	31:16									ATA<31:16>								0000
FIFO6	15:0														0000			
303C USB FIFO7	31:16													0000				
FIFO	15:0				DVDDD	1	DVEIE	207.00	L	DATA<15:0>			TVDDD	1	T)/5/5007			0000
3060 USBOTG	31:16 15:0		_		RXDPB		RXFIFC	DSZ<3:0>	RXEDMA	BDEV	 FSDEV	LSDEV	TXDPB TXFIFOSZ<3:0>  VBUS<1:0> HOSTMODE HOSTREQ SESSION					0000
1100	31:16	_	_		_	_	_	INEDIVIA	KAEDIVIA	DDEV								
3064 USB FIFOA	15:0			-							TXFIFOAD<1							0000
LICE	31:16	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	_	0000
306C HWVER	15:0	RC			RMAJOR<4:	0>						VERMINO						0800
OOZO USB	31:16				VPLEN			l			WTC	ON<3:0>			WTID<3	:0>		3C5C
3078 INFO	15:0		DMACHAN	S<3:0>			RAMBI	TS<3:0>			RXEND	PTS<3:0>			TXENDPTS	S<3:0>		8C77
USB	31:16	_	_	_	_	_	_	NRSTX	NRST				LSEOF<7:	0>				0072
307C EOFRST	15:0			•	FSEOF	<7:0>		•	•				HSEOF<7:	0>				7780
OSB USB	31:16	_			TX	HUBPRT<6:	0>			MULTTRAN			TXHU	BADD<6:0>				0000
3080 EOTXA	15:0	_	-	_	_	_	_	_	_	_			TXFA	DDR<6:0>				0000
3084 USB	31:16	-			RX	HUBPRT<6	0>			MULTTRAN			RXHU	BADD<6:0>				0000
E0RXA	15:0	-	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
3088 USB	31:16	_			TX	HUBPRT<6:	0>	1	1	MULTTRAN				BADD<6:0>				0000
E1TXA	15:0	_	_	_	_	_	_	_	_	_				DDR<6:0>				0000
308C USB	31:16									MULTTRAN				BADD<6:0>				0000
ETRXA	15:0									_				DDR<6:0>				0000
3090 USB E2TXA	31:16	_				HUBPRT<6:				MULTTRAN				BADD<6:0>				0000
	15:0	_	_	_		LUDDDT 0	<u> </u>	_	_	—				DDR<6:0>				0000
3094 USB E2RXA	31:16 15:0			_	RX	HUBPRT<6	-0>			MULTTRAN				BADD<6:0> DDR<6:0>				0000
	31:16			_		HI IRDDT - C		_	_	MULTTRAN								0000
3098 USB E3TXA	15:0	_																
			Reset; — = uni			Desetualu		. in houndarie		_			IAFA	לטטוועט.ט>				0000

PIC32MZ Embedded Connectivity (EC) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note

1: Device mode.

2: Host mode.

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

## REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7)

		,	,										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24	AUTOSET	ISO	MODE	DMADEOEN	EDCDATTO	DMAREQMD	_	_					
	AUTUSET	_	MODE	DIVIAREQEIN	FREDATIG	DIVIAREQIVID	DATAWEN	DATATGGL					
	R/W-0, HS	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0	R/W-0, HS	R/W-0	R/W-0, HC					
23:16	INCOMPTX	CLRDT	SENTSTALL	SENDSTALL	FLUSH	UNDERRUN	FIFONE	TXPKTRDY					
	NAKTMOUT	CLKDI	RXSTALL	SETUPPKT	FLUSH	ERROR	FIFONE	IAPKIRDI					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8			T.	XMAXP<10:8:	>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0	TXMAXP<7:0>												

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31 AUTOSET: Auto Set Control bit

- 1 = TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the TX FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually.
- 0 = TXPKTRDY must be set manually for all packet sizes
- bit 30 ISO: Isochronous TX Endpoint Enable bit (Device mode)
  - 1 = Enables the endpoint for Isochronous transfers
  - 0 = Disables the endpoint for Isochronous transfers and enables it for Bulk or Interrupt transfers.

This bit only has an effect in Device mode. In Host mode, it always returns '0'.

- bit 29 MODE: Endpoint Direction Control bit
  - 1 = Endpoint is TX
  - 0 = Endpoint is RX

This bit only has any effect where the same endpoint FIFO is used for both TX and RX transactions.

- bit 28 DMAREQEN: Endpoint DMA Request Enable bit
  - 1 = DMA requests are enabled for this endpoint
  - 0 = DMA requests are disabled for this endpoint
- bit 27 FRCDATTG: Force Endpoint Data Toggle Control bit
  - 1 = Forces the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received.
  - 0 = No forced behavior
- bit 26 DMAREQMD: Endpoint DMA Request Mode Control bit
  - 1 = DMA Request Mode 1
  - 0 = DMA Request Mode 0

This bit must not be cleared either before or in the same cycle as the above DMAREQEN bit is cleared.

- bit 25 **DATAWEN:** Data Toggle Write Enable bit (Host mode)
  - 1 = Enable the current state of the TX Endpoint data toggle (DATATGGL) to be written
  - 0 = Disables writing the DATATGGL bit
- bit 24 **DATATGGL:** Data Toggle Control bit (Host mode)

When read, this bit indicates the current state of the TX Endpoint data toggle. If DATAWEN = 1, this bit may be written with the required setting of the data toggle. If DATAWEN = 0, any value written to this bit is ignored.

REGISTER 11-21: USBDMAxC: USB DMA CHANNEL 'x' CONTROL REGISTER ('x' = 1-8)

						, , , , , , , , , , , , , , , , , , , ,					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	_	_	_	_	_	_	_	_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
15.6	_			_	_	DMABRS	STM<1:0>	DMAERR			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0		R/W-0			
7:0		DMAE	P<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-9 DMABRSTM<1:0>: DMA Burst Mode Selection bit

11 = Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length

10 = Burst Mode 2: INCR8, INCR4 or unspecified length

01 = Burst Mode 1: INCR4 or unspecified length

00 = Burst Mode 0: Bursts of unspecified length

bit 8 DMAERR: Bus Error bit

1 = A bus error has been observed on the input

0 = The software writes this to clear the error

bit 7-4 DMAEP<3:0>: DMA Endpoint Assignment bits

These bits hold the endpoint that the DMA channel is assigned to. Valid values are 0-7.

bit 3 DMAIE: DMA Interrupt Enable bit

1 = Interrupt is enabled for this channel

0 = Interrupt is disabled for this channel

bit 2 **DMAMODE:** DMA Transfer Mode bit

1 = DMA Mode1 Transfers

0 = DMA Mode0 Transfers

bit 1 DMADIR: DMA Transfer Direction bit

1 = DMA Read (TX endpoint)

0 = DMA Write (RX endpoint)

bit 0 DMAEN: DMA Enable bit

1 = Enable the DMA transfer and start the transfer

0 = Disable the DMA transfer

TABLE 12-19: PORTJ REGISTER MAP FOR 144-PIN DEVICES ONLY

ess		ø.								Bits									
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSELJ	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ANOLLO	15:0	_	_	_	_	ANSJ11	_	ANSJ9	ANSJ8	_	_	_	_	_	_	_	_	0B00
0810	TRISJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010		15:0	TRISJ15	TRISJ14	TRISJ13	TRISJ12	TRISJ11	TRISJ10	TRISJ9	TRISJ8	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	FFFF
0820	PORTJ	31:16	_	_	_	_	-	_	-	-	-	_	_	-	_	_	_	_	0000
0020		15:0	RJ15	RJ14	RJ13	RJ12	RJ11	RJ10	RJ9	RJ8	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx
0830	LATJ	31:16	_	_	_	_	_	_		_	_	_	_	-	_	_		_	0000
		15:0	LATJ15	LATJ14	LATJ13	LATJ12	LATJ11	LATJ10	LATJ9	LATJ8	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	XXXX
0840	ODCJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
		15:0	ODCJ15	ODCJ14	ODCJ13	ODCJ12	ODCJ11	ODCJ10	ODCJ9	ODCJ18	ODCJ7	ODCJ6	ODCJ5	ODCJ4	ODCJ3	ODCJ2	ODCJ1	ODCJ0	0000
0850	CNPUJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	CNPUJ15	CNPUJ14	CNPUJ13	CNPUJ12	CNPUJ11	CNPUJ10	CNPUJ9	CNPUJ8	CNPUJ7	CNPUJ6	CNPUJ5	CNPUJ4	CNPUJ3	CNPUJ2	CNPUJ1	CNPUJ0	0000
0860	CNPDJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	CNPDJ15	CNPDJ14	CNPDJ13	CNPDJ12	CNPDJ11	CNPDJ10	CNPDJ9	CNPDJ8	CNPDJ7	CNPDJ6	CNPDJ5	CNPDJ4	CNPDJ3	CNPDJ2	CNPDJ1	CNPDJ0	0000
0870	CNCONJ	31:16	_	_	_	_		_		_		_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0880	CNENJ	31:16	_	_	_	_		_		_		_	_	_	_	_	_	_	0000
		15:0	CNIEJ15	CNIEJ14	CNIEJ13	CNIEJ12	CNIEJ11	CNIEJ10	CNIEJ9	CNIEJ8	CNIEJ7	CNIEJ6	CNIEJ5	CNIEJ4	CNIEJ3	CNIEJ2	CNIEJ1	CNIEJ0	0000
0000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0890	CNSTATJ	15:0	CN STATJ15	CN STATJ14	CN STATJ13	CN STATJ12	CN STATJ11	CN STATJ10	CN STATJ9	CN STATJ8	CN STATJ7	CN STATJ6	CN STATJ5	CN STATJ4	CN STATJ3	CN STATJ2	CN STATJ1	CN STATJ0	0000

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note

1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity (EC) Family

### REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit

When TCS = 1:

1 = External clock input is synchronized0 = External clock input is not synchronized

 $\frac{\text{When TCS} = 0:}{\text{This bit is ignored.}}$ 

bit 1 TCS: Timer Clock Source Select bit

1 = External clock from T1CKI pin

0 = Internal peripheral clock

bit 0 Unimplemented: Read as '0'

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	-	-	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	SIDL <sup>(2)</sup>	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE <sup>(1)</sup>	Т	CKPS<2:0>(	1)	T32 <sup>(3)</sup>	_	TCS <sup>(1)</sup>	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Timer On bit<sup>(1)</sup>

1 = Module is enabled

0 = Module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Mode bit<sup>(2)</sup>

1 = Discontinue operation when device enters Idle mode

0 = Continue operation even in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 TGATE: Timer Gated Time Accumulation Enable bit(1)

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits<sup>(1)</sup>

111 = 1:256 prescale value

110 = 1:64 prescale value

101 = 1:32 prescale value

100 = 1:16 prescale value

011 = 1:8 prescale value

010 = 1:4 prescale value

001 = 1:2 prescale value

000 = 1:1 prescale value

bit 3 T32: 32-Bit Timer Mode Select bit<sup>(3)</sup>

1 = Odd numbered and even numbered timers form a 32-bit timer

0 = Odd numbered and even numbered timers form a separate 16-bit timer

- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
  - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
  - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

#### REGISTER 20-16: SQI1BDBASEADD: SQI BUFFER DESCRIPTOR BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24		BDADDR<31:24>						
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				BDADDR.	<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BDADDR<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				BDADDF	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 BDADDR<31:0>: DMA Base Address bits

These bits contain the base address of the DMA. This register should be updated only when the DMA is idle.

#### REGISTER 20-17: SQI1BDSTAT: SQI BUFFER DESCRIPTOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.40	U-0	U-0	R-x	R-x	R-x	R-x	R-x	R-x
23:16	_	_		BDSTAT	TE<3:0>		DMASTART	DMAACTV
45.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
15:8			BDCON<15:8>					
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
7:0 BDCON<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21-18 BDSTATE<3:0>: DMA Buffer Descriptor Processor State Status bits

These bits return the current state of the buffer descriptor processor:

- 5 = Fetched buffer descriptor is disabled
- 4 = Descriptor is done
- 3 = Data phase
- 2 = Buffer descriptor is loading
- 1 = Descriptor fetch request is pending
- 0 = Idle
- bit 17 DMASTART: DMA Buffer Descriptor Processor Start Status bit
  - 1 = DMA has started
  - 0 = DMA has not started
- bit 16 DMAACTV: DMA Buffer Descriptor Processor Active Status bit
  - 1 = Buffer Descriptor Processor is active
  - 0 = Buffer Descriptor Processor is idle
- bit 15-0 BDCON<15:0>: DMA Buffer Descriptor Control Word bits

These bits contain the current buffer descriptor control word.

#### REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_			-	1			_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_		_	_	_
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC		AMASK	<3:0> <sup>(2)</sup>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	ARPT<7:0> <sup>(2)</sup>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME**: Chime Enable bit<sup>(2)</sup>

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled – ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

- bit 12 ALRMSYNC: Alarm Sync bit
  - 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

    The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
  - 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
- bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits(2)

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

**Note:** This register is reset only on a Power-on Reset (POR).

#### **REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN3	MSEL:	3<1:0>		F	FSEL3<4:0>		
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN2	MSEL2<1:0>			F	SEL2<4:0>		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	FLTEN0	MSEL	0<1:0>		F	SEL0<4:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN3: Filter 3 Enable bit

1 = Filter is enabled0 = Filter is disabled

bit 30-29 MSEL3<1:0>: Filter 3 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL3<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

\_

\_

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN2: Filter 2 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL2<1:0>: Filter 2 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL2<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### REGISTER 29-22: CiFIFOUAn: CAN FIFO USER ADDRESS REGISTER (n = 0 THROUGH 31)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-x	R-x						
31.24				CiFIFOU	\n<31:24>			
23:16	R-x	R-x						
23.10				CiFIFOU	\n<23:16>			
15:8	R-x	R-x						
13.0				CiFIFOU	An<15:8>			
7:0	R-x	R-x	R-x	R-x	R-x	R-x	R-0 <sup>(1)</sup>	R-0 <sup>(1)</sup>
7.0				CiFIFOU	An<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CiFIFOUAn<31:0>: CAN FIFO User Address bits

TXEN = 1: (FIFO configured as a Transmit Buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a Receive Buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit will always read '0', which forces byte-alignment of messages.

**Note:** This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

#### REGISTER 29-23: CiFIFOCIn: CAN MODULE MESSAGE INDEX REGISTER (n = 0 THROUGH 31)

						-		•
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.0	_	_		_	_	_	_	_
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
7.0	_	_	_		C	iFIFOCIn<4:0	<b> </b> >	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-5 **Unimplemented:** Read as '0'

bit 4-0 CiFIFOCIn<4:0>: CAN Side FIFO Message Index bits

TXEN = 1: (FIFO configured as a Transmit Buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a Receive Buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

#### 30.0 ETHERNET CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" (DS60001155), which is available from the Documentation Manual Reference section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Ethernet controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

Key features of the Ethernet Controller include:

- Supports 10/100 Mbps data transfer rates
- Supports full-duplex and half-duplex operation
- · Supports RMII and MII PHY interface
- · Supports MIIM PHY management interface


- Supports both manual and automatic Flow Control
- RAM descriptor-based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- · Configurable receive packet filtering
  - CRC check
  - 64-byte pattern match
  - Broadcast, multi-cast and uni-cast packets
  - Magic Packet™
  - 64-bit hash table
  - Runt packet
- Supports packet payload checksum calculation
- · Supports various hardware statistics counters

Figure 30-1 illustrates a block diagram of the Ethernet controller.

Note

To avoid cache coherency problems on devices with L1 cache, Ethernet buffers must only be allocated or accessed from the KSEG1 segment.

#### FIGURE 30-1: ETHERNET CONTROLLER BLOCK DIAGRAM



#### REGISTER 30-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_	_	_	-	_	_	-				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10		RXFWM<7:0>									
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.6	_	_	_	_	_	_	_	_			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				RXEW	M<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

**Note:** This register is only used for RX operations.

### REGISTER 30-17: ETHFRMTXOK: ETHERNET CONTROLLER FRAMES TRANSMITTED OK STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_		-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6		FRMTXOKCNT<15:8>						
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				FRMTXOK	(CNT<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **FRMTXOKCNT<15:0>:** Frame Transmitted OK Count bits Increment counter for frames successfully transmitted.

Note 1: This register is only used for TX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
- **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

### REGISTER 30-22: ETHALGNERR: ETHERNET CONTROLLER ALIGNMENT ERRORS STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		ALGNERRCNT<15:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				ALGNERRO	CNT<7:0>		·	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 ALGNERRCNT<15:0>: Alignment Error Count bits

Increment count for frames with alignment errors. Note that an alignment error is a frame that has an FCS error and the frame length in bits is not an integral multiple of 8 bits (a.k.a., dribble nibble)

- **Note 1:** This register is only used for RX operations.
  - 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
  - 3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

### REGISTER 30-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		-	_	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_			_	_	-	_
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	RESETMGMT	_		_	_	_	_	_
7:0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		_		CLKSEL	_<3:0> <sup>(1)</sup>		NOPRE	SCANINC

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 RESETMGMT: Test Reset MII Management bit

1 = Reset the MII Management module

0 = Normal Operation

bit 14-6 Unimplemented: Read as '0'

bit 5-2 **CLKSEL<3:0>:** MII Management Clock Select 1 bits<sup>(1)</sup>

These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

bit 1 NOPRE: Suppress Preamble bit

- 1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble
- 0 = Normal read/write cycles are performed
- bit 0 **SCANINC:** Scan Increment bit
  - 1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>
  - 0 = Continuous reads of the same PHY

Note 1: Table 30-7 provides a description of the clock divider encoding.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

#### TABLE 30-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
TPBCLK5 divided by 4	000x
TPBCLK5 divided by 6	0010
TPBCLK5 divided by 8	0011
TPBCLK5 divided by 10	0100
TPBCLK5 divided by 14	0101
TPBCLK5 divided by 20	0110
TPBCLK5 divided by 28	0111
TPBCLK5 divided by 40	1000
TPBCLK5 divided by 48	1001
TPBCLK5 divided by 50	1010
Undefined	Any other combination