

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® microAptiv™   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 200MHz  |
| Connectivity               | CANbus, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG                 |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                      |
| Number of I/O              | 53  |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V   |
| Data Converters            | A/D 24x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048ech064t-i-pt |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>SSS</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>В</th><th>ts</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></tr<>  | SSS                         |                  |           |       |       |       |       |       |       |          | В          | ts           |                |       |      |      |      |      |      |    |
|---|-----------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|----------|------------|--------------|----------------|-------|------|------|------|------|------|----|
| Fr40       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr43       AP2DEVCFG3       310         Fr44       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCFG3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVCF3       310         Fr56       AP2DEVSIGN1       310         Fr56       AP2DEVSIGN2       310         Fr56       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN1       310         Fr57       AP2DEVSIGN2       310         Fr57       AP2DEVSIGN3       310         Fr57       AP2DEVSIGN3       310         Fr58       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr59       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       AP2DEVSIGN3       310         Fr50       BP2DEVCFG3       310         Fr50       BP2DEVSIGN3       310 <tr< th=""><th>Virtual Address<br/>(BFC6_#)</th><th>Register<br/>Name</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th></th></tr<>  | Virtual Address<br>(BFC6_#) | Register<br>Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9     | 24/8       | 23/7         | 22/6           | 21/5  | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |    |
| Free AP20EVCPG 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCPD 31:0           Note: See Table 34-2 for the bit descriptions.           Free AP20EVCPB 31:0           Free AP20EVCVPD 31:0           Free AP20EVSIGND 31:0           Free B20EV   | FF40                        | ABF2DEVCFG3      | 31:0      |       | 1     | 1     |       |       | I     |          |            |              | I              |       |      |      |      |      | 1    | xx |
| FRG AP272EVCF60 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF8 310           FRG AP272EVCF9 310           FRG AP272EVCF9 310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           FRG AP272EVC780310           TREC AP272EVC78040           10         -         -           FRG AP272EVC78040         310           FRG AP272EVC80         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC800         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC80         310           FRG AP272EVC760         310           FRG AP272EVC760         310           FRG AP272EVC760         310  | FF44                        | ABF2DEVCFG2      | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
|   | FF48                        | ABF2DEVCFG1      | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FFEG         APE7DEVCPE         310           FFEG         APE7DEVSIGN3         3116  | FF4C                        | ABF2DEVCFG0      | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           Note: See Table 34-2 for the bit descriptions.           FF66         ABF2DEVSIGN1         31:0           FF66         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN3         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           FF76         ABF2DEVSIGN4         31:0           THEO         CSEQ         31:16         —         —         —           ABF2DEVSIGN4         31:0         —         CSEQ         SSEQ         31:0           FF76         ABF2DEVSIGN2         31:0           TSEQ         SSEQ         SSEQ         SSEQ  | FF50                        | ABF2DEVCP3       | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| H188 Add/DEVCP1       310         FFEO       AB72DEVSIGN2       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       AB72EVCFG       310         FFEO       B72DEVCFG       310 <t< td=""><td>FF54</td><td>ABF2DEVCP2</td><td>31:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Notes Se</td><td>o Toblo 24</td><td>2 for the h</td><td>it doporinti</td><td></td><td></td><td></td><td></td><td></td><td></td><td>x</td></t<>   | FF54                        | ABF2DEVCP2       | 31:0      |       |       |       |       |       |       | Notes Se | o Toblo 24 | 2 for the h  | it doporinti   |       |      |      |      |      |      | x  |
| FF60       AB72DEVSIGN3       31.0         FF64       AB72DEVSIGN4       31.0         FF64       AB72DEVSIGN5       31.0         FF76       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72DEVSIGN5       31.0         FF77       AB72EC       31.16       -   | FF58                        | ABF2DEVCP1       | 31:0      |       |       |       |       |       |       | Note. Se | e Table 34 |              | it description | JII5. |      |      |      |      |      | x  |
| FF64       AB720EVSIGN0       310         FF76       AB72SEQ3       31:6       -  | FF5C                        | ABF2DEVCP0       | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FF66         AB720E VSIGN1 31:0           FF76         AB720E VSIGN0 31:0           FF76         B720E VCF63 31:0           TECE B720E VCF63 31:0           FF76         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VCF63 31:0           FF70         B720E VS   | FF60                        | ABF2DEVSIGN3     | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFEG       ABF2DEVSIGN0       31:0         FF70       ABF2DEQ3       31:16       -  | FF64                        | ABF2DEVSIGN2     | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | х  |
| ABF2SEQ3       31:16  | FF68                        | ABF2DEVSIGN1     | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | х  |
| PF/0       AB22EQ3       16.0       -       <   | FF6C                        | ABF2DEVSIGN0     | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | х  |
| Image: Second  | EE70                        |                  | 31:16     | —     | -     | _     |       |       | _     | _        | -          | -            | _              |       | -    | -    | -    | -    | -    | х  |
| FF74       ABF2SEQ2       15.0       -  | FF70                        | ADF23EQ3         | 15:0      | _     | —     | —     |       |       | _     | —        | -          | _            | —              | _     |      |      | _    | —    | —    | x  |
| Image: state in the s |                             |                  | 31:16     | _     | _     | _     |       |       | _     |          |            | _            |                |       |      |      |      | _    | _    | x  |
| HF78       ABPSED1       150       - <t< td=""><td>FF74</td><td>ABF2SEQ2</td><td>15:0</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>x</td></t<>   | FF74                        | ABF2SEQ2         | 15:0      | _     | _     | _     | _     | _     | _     | _        | _          | _            | _              | _     | _    | _    | _    | _    | _    | x  |
| HF78       ABPSED1       150       - <t< td=""><td></td><td></td><td>31:16</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td></td><td></td><td>_</td><td></td><td>_</td><td>_</td><td></td><td></td><td>_</td><td>_</td><td>_</td><td>x</td></t<>   |                             |                  | 31:16     | _     | _     | _     | _     | _     |       |          | _          |              | _              | _     |      |      | _    | _    | _    | x  |
| Strice       31:16       CSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG1       31:0         FFC8       BF2DEVCF3       31:0         FFD0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD0       BF2DEVCP4       31:0         FFD0       BF2DEVCP3       31:0         FFE0       BF2DEVCP4       31:0         FFE0       BF2DEVCP4       31:0         FFE4       BF2DEVCP4       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN1       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2SEQ2       31:16       - <t< td=""><td>FF78</td><td>ABF2SEQ1</td><td></td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>_</td><td>x</td></t<>  | FF78                        | ABF2SEQ1         |           | _     | _     | _     | _     | _     | _     | _        | _          | _            | _              | _     | _    | _    | _    | _    | _    | x  |
| TFC0       RAP2SEQ0       TSEQ<15:0>         TFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG1       31:0         FFC6       BF2DEVCFG0       31:0         FFC0       BF2DEVCF0       31:0         FFD4       BF2DEVCP1       31:0         FFD4       BF2DEVCP2       31:0         FFD4       BF2DEVCP2       31:0         FFD6       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN0       31:0         FFE4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF4       BF2DEVSIGN0       31:0         FFF6       BF2SEQ2       31:16  |                             |                  | 31:16     |       |       |       |       |       |       |          | CSEQ       | <15:0>       |                |       |      |      |      |      |      | x  |
| FFC0       BF2DEVCFG3       31:0         FFC4       BF2DEVCFG2       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCFG3       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP3       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2SEQ3       11:16              FFF6       BF2SEQ2       11:16  | FF7C                        | ABF2SEQ0         |           |       |       |       |       |       |       |          | TSEQ       | <15:0>       |                |       |      |      |      |      |      | x  |
| FFC4       BF2DEVCFG2       31:0         FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD0       BF2DEVCP3       31:0         FFD4       BF2DEVCP1       31:0         FFD6       BF2DEVCP3       31:0         FFD7       BF2DEVCP1       31:0         FFD8       BF2DEVCP3       31:0         FFE0       BF2DEVCP3       31:0         FFE0       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE6       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFE7       BF2DEVSIGN3       31:0         FFF6       BF2SEQ3       31:16       -  | FFC0                        | BF2DEVCFG3       | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFC8       BF2DEVCFG1       31:0         FFC0       BF2DEVCF3       31:0         FFD4       BF2DEVCP1       31:0         FFD8       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP1       31:0         FFD6       BF2DEVCP0       31:0         FFD7       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFE8       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN3       31:0         FFF6       BF2DEVSIGN4       31:0         FFF6       BF2DEVSIGN4       31:0         FFF7       BF2SEQ3       31:16   |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFCC BF2DEVCPG0 31:0         FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD5 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFD6 BF2DEVCP0 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFE7 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF6 BF2DEVSIGN0 31:0         FFF7 BF2DEVSIGN0 31:0         FFF8 BF2DEVSIGN0 31:0         FFF9 BF2SEQ2       31:16   |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFD0 BF2DEVCP3 31:0         FFD4 BF2DEVCP3 31:0         FFD6 BF2DEVCP1 31:0         FFD6 BF2DEVCP0 31:0         FFE0 BF2DEVSIGN3 31:0         FFE4 BF2DEVSIGN2 31:0         FFE6 BF2DEVSIGN3 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFE6 BF2DEVSIGN0 31:0         FFF6 BF2DEQ2         31:16       - <td>FFCC</td> <td></td> <td>x</td>   | FFCC                        |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFD4       BF2DEVCP2       31:0         FFD8       BF2DEVCP1       31:0         FFD0       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN2       31:0         FFE4       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN2       31:0         FFF6       BF2DEVSIGN3       31:0         FFF7       BF2SEQ2       31:16       - <td></td> <td>x</td>   |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| Note: See Table 34-1 for the bit descriptions.           FFD8         BF2DEVCP0         31:0           FFC0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFF6         BF2SEQ3         31:16         -           15:0         -         -         -         -         -         -           FFF6         BF2SEQ2         31:16         -         -         -         -         -         -         -           FFF7         BF2SEQ2         31:16         -  |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFDC       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16  -   | FFD8                        |                  |           |       |       |       |       |       |       | Note: Se | e Table 34 | -1 for the b | it description | ons.  |      |      |      |      |      | x  |
| FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN0       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16  |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16   -  |                             |                  | 31:0      |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3 <sup>31:16</sup> / <sub>15:0</sub>   |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| FFEC       BF2DEVSIGNO       31:0         FFFO       BF2SEQ3       31:16       -  |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      |    |
| FFF0       BF2SEQ3       15:0       -       <   |                             |                  |           | _     | _     | _     | —     | —     | —     | _        | _          | _            | _              | _     | _    | _    | _    | _    | _    | x  |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | FFF0                        | BF2SEQ3          |           |       |       |       |       | _     |       |          |            | _            |                | _     |      | _    | _    |      | _    | _  |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                             | <u> </u>         |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      |    |
| BF78     BF2SEQ1     31:16     -  | FFF4                        | BF2SEQ2          |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | x  |
| BF2SEQ1         15:0         -  |                             |                  |           |       |       |       |       |       |       |          |            | _            |                |       |      |      |      |      |      | -  |
| FFFC BF2SEQ0 31:16 CSEQ<15:0>   | FFF8                        | BF2SEQ1          |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      | X  |
|   |                             |                  |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      |    |
|   |                             | BF2SEQ0          |           |       |       |       |       |       |       |          |            |              |                |       |      |      |      |      |      |    |

#### TABLE 1-3. BOOT ELASH 2 SEQUENCE AND CONEICUEATION WORDS SUMMARY

x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal. Legend:

PIC32MZ Embedded Connectivity (EC) Family

|              |                   | $(\mathbf{X} = 0 - 13)$ |                   |                   |                   |                   |                  |                  |
|--------------|-------------------|-------------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6       | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
| 24.24        | U-0               | U-0                     | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        | —                 | —                       | _                 | —                 | —                 | _                 | —                | —                |
| 00.40        | U-0               | U-0                     | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | —                 | —                       |                   | _                 | —                 | _                 |                  | —                |
| 45.0         | U-0               | U-0                     | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | —                 | —                       | _                 | _                 | —                 | _                 | -                | —                |
| 7.0          | U-0               | U-0                     | U-0               | U-0               | U-0               | U-0               | U-0              | R-0              |
| 7:0          |                   | _                       |                   |                   | _                 | _                 |                  | CLEAR            |
|              |                   |                         |                   |                   |                   |                   |                  |                  |

## REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER

#### Legend:

| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |
|-------------------|------------------|------------------------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

**Note:** Refer to Table 4-6 for the list of available targets and their descriptions.

#### REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24        | _                 |                   |                   | _                 | _                 | —                 | —                | —                |
| 00.40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | _                 |                   |                   | _                 |                   | —                 | _                | —                |
| 45.0         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | _                 | _                 | _                 | _                 | _                 | —                 | —                | —                |
| 7.0          | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | R-0              |
| 7:0          |                   |                   |                   |                   |                   |                   |                  | CLEAR            |

## Legend:

| _ogonan           |                  |                                    |
|-------------------|------------------|------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Multiple Errors on Read bit Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

© 2013-2016 Microchip Technology Inc.

NOTES:

## TABLE 7-2: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

| Interrupt Source <sup>(1)</sup>   | XC22 Vester News    | IRQ         | Veeter #       |          | Interru  | upt Bit Location |              | Persistent |
|-----------------------------------|---------------------|-------------|----------------|----------|----------|------------------|--------------|------------|
| Interrupt Source."                | XC32 Vector Name    | #           | Vector #       | Flag     | Enable   | Priority         | Sub-priority | Interrupt  |
| I2C5 Slave Event                  | _I2C5_SLAVE_VECTOR  | 183         | OFF183<17:1>   | IFS5<23> | IEC5<23> | IPC45<28:26>     | IPC45<25:24> | Yes        |
| I2C5 Master Event                 | _I2C5_MASTER_VECTOR | 184         | OFF184<17:1>   | IFS5<24> | IEC5<24> | IPC46<4:2>       | IPC46<1:0>   | Yes        |
| SPI6 Fault <sup>(2)</sup>         | _SPI6_FAULT_VECTOR  | 185         | OFF185<17:1>   | IFS5<25> | IEC5<25> | IPC46<12:10>     | IPC46<9:8>   | Yes        |
| SPI6 Receive Done <sup>(2)</sup>  | _SPI6_RX_VECTOR     | 186         | OFF186<17:1>   | IFS5<26> | IEC5<26> | IPC46<20:18>     | IPC46<17:16> | Yes        |
| SPI6 Transfer Done <sup>(2)</sup> | _SPI6_TX_VECTOR     | 187         | OFF187<17:1>   | IFS5<27> | IEC5<27> | IPC46<28:26>     | IPC46<25:24> | Yes        |
| UART6 Fault                       | _UART6_FAULT_VECTOR | 188         | OFF188<17:1>   | IFS5<28> | IEC5<28> | IPC47<4:2>       | IPC47<1:0>   | Yes        |
| UART6 Receive Done                | _UART6_RX_VECTOR    | 189         | OFF189<17:1>   | IFS5<29> | IEC5<29> | IPC47<12:10>     | IPC47<9:8>   | Yes        |
| UART6 Transfer Done               | _UART6_TX_VECTOR    | 190         | OFF190<17:1>   | IFS5<30> | IEC5<30> | IPC47<20:18>     | IPC47<17:16> | Yes        |
|                                   | Low                 | est Natural | Order Priority | •        | •        | •                | •            |            |

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EC Family Features" for the list of available peripherals.

2: This interrupt source is not available on 64-pin devices.

3: This interrupt source is not available on 100-pin devices.

4: This interrupt source is not available on 124-pin devices.

## TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

| ress<br>)                   | <b>b</b> -a                     | Ð         |       |       |       |       |  |   |                              | В                      | lits                  |                       |      |                              |             |                       |          |                         | s                     |      |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|--|---|------------------------------|------------------------|-----------------------|-----------------------|------|------------------------------|-------------|-----------------------|----------|-------------------------|-----------------------|------|
| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11  | 26/10   | 25/9                         | 24/8                   | 23/7                  | 22/6                  | 21/5 | 20/4                         | 19/3        | 18/2                  | 17/1     | 16/0                    | All Resets            |      |
| 0040                        | IPC13                           | 31:16     | _     | _     | —     | ,     | AD1DF4IP<2:0   | 0>  | AD1DF4                       | IS<1:0>                | -                     | —                     | —    | A                            | D1DF3IP<2:  | 0>                    | AD1DF3   | BIS<1:0>                | 0000                  |      |
| 0210                        | IPC13                           | 15:0      | _     | _     | _     | /     | AD1DF2IP<2:0   | 0>  | AD1DF2                       | IS<1:0>                | _                     | _                     | _    | A                            | D1DF1IP<2:  | 0>                    | AD1DF    | IIS<1:0>                | 0000                  |      |
| 0000                        | 10044                           | 31:16     | —     | _     | _     |       | AD1D0IP<2:0  | >   | AD1D0I                       | S<1:0>                 | _                     |                       | _    | _                            | _           | _                     | _        | —                       | 0000                  |      |
| 0220                        | IPC14                           | 15:0      | —     | _     | _     | 1     | AD1DF6IP<2:0   | 0>  | AD1DF6                       | IS<1:0>                | _                     |                       | _    | A                            | D1DF5IP<2:  | 0>                    | AD1DF    | 5IS<1:0>                | 0000                  |      |
| 0000                        | 10045                           | 31:16     | _     | _     | _     |       | AD1D4IP<2:0  | >   | AD1D4I                       | S<1:0>                 | _                     | _                     | _    | AD1D3IP<2:0>                 |             | AD1D3                 | IS<1:0>  | 0000                    |                       |      |
| 0230                        | IPC15                           | 15:0      | _     | _     | _     |       | AD1D2IP<2:0  | >   | AD1D2I                       | S<1:0>                 | _                     | _                     | —    | AD1D1IP<2:0>                 |             | AD1D1                 | IS<1:0>  | 0000                    |                       |      |
| 00.40                       | IPC16                           | 31:16     | _     | _     | _     |       | AD1D8IP<2:0  | >   | AD1D8I                       | S<1:0>                 | _                     | _                     | _    | AD1D7IP<2:0>                 |             | AD1D7                 | IS<1:0>  | 0000                    |                       |      |
| 0240                        | IPC16                           | 15:0      | _     | _     | _     |       | AD1D6IP<2:0  | >   | AD1D6I                       | S<1:0>                 | _                     | _                     | _    | AD1D5IP<2:0>                 |             | AD1D5                 | IS<1:0>  | 0000                    |                       |      |
| 0050                        | 10047                           | 31:16     | —     | _     | _     |       | AD1D12IP<2:(   | )>  | AD1D12                       | IS<1:0>                | _                     |                       | _    | AD1D11IP<2:0>                |             | AD1D11                | IS<1:0>  | 0000                    |                       |      |
| 0250                        | IPC17                           | 15:0      | _     | _     | _     |       | AD1D10IP<2:0>  |   | AD1D10                       | IS<1:0>                | _                     | _                     | —    | AD1D9IP<2:0>                 |             | AD1D9                 | IS<1:0>  | 0000                    |                       |      |
| 0000                        | IPC18                           | 31:16     | _     | _     | _     | ,     | AD1D16IP<2:0>  |   | AD1D16                       | IS<1:0>                | _                     | _                     | _    | AD1D15IP<2:0>                |             | AD1D18                | 5IS<1:0> | 0000                    |                       |      |
| 0260                        | IPC18                           | 15:0      | —     | _     | _     |       | AD1D14IP<2:0>  |   | AD1D14                       | IS<1:0>                | _                     |                       | _    | AD1D13IP<2:0>                |             | AD1D13IS<1:0          |          | 0000                    |                       |      |
| 0070                        | IPC19                           | 31:16     | _     | _     | _     | A     | D1D20IP<2:0:   | > <sup>(2)</sup>  | AD1D20I                      | S<1:0> <sup>(2)</sup>  | _                     | _                     | —    | AD1D19IP<2:0> <sup>(2)</sup> |             |                       |          | AD1D19                  | S<1:0> <sup>(2)</sup> | 0000 |
| 0270                        | IPC19                           | 15:0      | -     | _     | _     | ,     | AD1D18IP<2:0   | )>  | AD1D18                       | IS<1:0>                | _                     | _                     | _    | AD1D17IP<2:0>                |             |                       |          | AD1D17                  | ′IS<1:0>              | 0000 |
| 0280                        | IPC20                           | 31:16     | -     | _     | _     | A     | D1D24IP<2:0:   | >(2)  | AD1D24IS<1:0> <sup>(2)</sup> |                        | _                     | _                     | _    | AD                           | 01D23IP<2:0 | ) <sub>&gt;</sub> (2) | AD1D23   | S<1:0> <sup>(2)</sup>   | 0000                  |      |
| 0280                        | IPC20                           | 15:0      | —     | _     | _     | A     | AD1D22IP<2:0> <sup>(2)</sup> AD1D22IS<1:0> <sup>(2)</sup> AD1D21IP<2:0> <sup>(2)</sup> |   | )>(2)                        | AD1D21I                | S<1:0> <sup>(2)</sup> | 0000                  |      |                              |             |                       |          |                         |                       |      |
| 0200                        | IPC21                           | 31:16     |       | _     | _     | A     | D1D28IP<2:0:   | P<2:0> <sup>(2)</sup> AD1D28IS<1:0> <sup>(2)</sup> AD1D27IP<2:0> <sup>(2)</sup> |                              | ) <sub>&gt;</sub> (2)  | AD1D27                | S<1:0> <sup>(2)</sup> | 0000 |                              |             |                       |          |                         |                       |      |
| 0290                        | IPC21                           | 15:0      | _     | _     | _     | A     | D1D26IP<2:0:   | > <sup>(2)</sup>  | AD1D26I                      | S<1:0> <sup>(2)</sup>  | _                     | _                     | _    | A                            | 01D25IP<2:0 | <li>(2)</li>          | AD1D25   | S<1:0> <sup>(2)</sup>   | 0000                  |      |
| 0040                        | 10000                           | 31:16     | —     | _     | _     | A     | D1D32IP<2:0:   | > <sup>(2)</sup>  | AD1D32I                      | 6<1:0> <sup>(2)</sup>  | _                     |                       | _    | A                            | 01D31IP<2:0 | )> <sup>(2)</sup>     | AD1D31   | S<1:0> <sup>(2)</sup>   | 0000                  |      |
| 02A0                        | IPC22                           | 15:0      | -     | _     | _     | A     | D1D30IP<2:0:   | >(2)  | AD1D30IS                     | S<1:0> <sup>(2)</sup>  | _                     | _                     | _    | AD                           | 01D29IP<2:0 | ) <sub>&gt;</sub> (2) | AD1D29   | S<1:0> <sup>(2)</sup>   | 0000                  |      |
| 0000                        | IPC23                           | 31:16     |       | _     | _     | A     | D1D36IP<2:0>   | (2,4)   | AD1D36IS                     | <1:0> <sup>(2,4)</sup> | —                     | _                     | _    | AD                           | 1D35IP<2:0: | <sub>&gt;</sub> (2,4) | AD1D35IS | 6<1:0> <b>(2,4)</b>     | 0000                  |      |
| 02B0                        | 19623                           | 15:0      |       | _     | _     | A     | D1D34IP<2:0:   | >(2)  | AD1D34I                      | 6<1:0> <sup>(2)</sup>  | —                     | _                     | _    | AD                           | 01D33IP<2:0 | <sub> &gt;</sub> (2)  | AD1D33   | S<1:0> <sup>(2)</sup>   | 0000                  |      |
| 0000                        | IPC24                           | 31:16     | —     | _     | _     | A     | D1D40IP<2:0>   | (2,4)   | AD1D40IS                     | <1:0> <sup>(2,4)</sup> | _                     |                       | _    | AD                           | 1D39IP<2:0: | (2,4)                 | AD1D39I  | 6<1:0> <sup>(2,4)</sup> | 0000                  |      |
| 02C0                        | IP624                           | 15:0      | -     | _     | _     | A     | D1D38IP<2:0>   | (2,4)   | AD1D38IS                     | <1:0> <sup>(2,4)</sup> | _                     | _                     | _    | AD                           | 1D37IP<2:0; | (2,4)                 | AD1D37IS | 6<1:0> <sup>(2,4)</sup> | 0000                  |      |
| 0000                        | IPC25                           | 31:16     | —     | _     | _     |       | AD1D44IP<2:(   | )>  | AD1D44                       | IS<1:0>                | _                     |                       | _    | A                            | .D1D43IP<2: | 0>                    | AD1D43   | 8IS<1:0>                | 0000                  |      |
| 02D0                        | IP625                           | 15:0      | -     | _     | _     | A     | D1D42IP<2:0>   | (2,4)   | AD1D42IS                     | <1:0> <sup>(2,4)</sup> | _                     | _                     | _    | AD                           | 1D41IP<2:0; | (2,4)                 | AD1D41IS | 6<1:0> <sup>(2,4)</sup> | 0000                  |      |
| 0050                        | 10000                           | 31:16     | _     |       | —     |       | CRPTIP<2:0>  | (7)   | CRPTIS                       | <1:0> <sup>(7)</sup>   | -                     | _                     | _    |                              | SBIP<2:0>   |                       | SBIS     | <1:0>                   | 0000                  |      |
| 02E0                        | IPC26                           | 15:0      | _     |       | —     |       | CFDCIP<2:0:  | >   | CFDCI                        | 6<1:0>                 |                       |                       | _    |                              | CPCIP<2:0:  | >                     | CPCIS    | 6<1:0>                  | 0000                  |      |
| 0050                        | 10007                           | 31:16     | _     | —     | —     |       | SPI1TXIP<2:0   | )>  | SPI1TXI                      | S<1:0>                 | _                     |                       | _    | S                            | PI1RXIP<2:  | 0>                    | SPI1RX   | IS<1:0>                 | 0000                  |      |
| 02F0                        | IPC27                           | 15:0      | _     |       | _     |       | SPI1EIP<2:0:   | >   | SPI1EIS                      | S<1:0>                 |                       |                       | _    | —                            | _           | _                     | —        | _                       | 0000                  |      |

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

2: This bit or register is not available on 64-pin devices.

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

8: This bit or register is not available on 124-pin devices.

#### **TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)**

| ess)                        |                                 | Ð             |              |              |             |              |                 |              |              | B              | lits |      |      |      |      |      |       |        | s          |
|-----------------------------|---------------------------------|---------------|--------------|--------------|-------------|--------------|-----------------|--------------|--------------|----------------|------|------|------|------|------|------|-------|--------|------------|
| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range     | 31/15        | 30/14        | 29/13       | 28/12        | 27/11           | 26/10        | 25/9         | 24/8           | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1  | 16/0   | All Resets |
| 05A4                        | OFFOOF                          | 31:16         | -            | —            | _           | _            | —               | _            | —            | —              | _    | _    | _    | —    | —    | _    | VOFF< | 17:16> | 0000       |
| 05A4                        | OFF025                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      | >    |      |      |      |      |      |       | -      | 0000       |
| 05A8                        | OFF026                          | 31:16         | _            | -            | _           | —            | -               | _            | -            | —              | _    | _    | —    | —    | —    | —    | VOFF< | 17:16> | 0000       |
| USAO                        | OFF020                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      | >    |      |      |      |      |      |       | —      | 0000       |
| 05AC                        | OFF027                          | 31:16         | _            | _            | —           | —            | _               | —            | _            | —              | —    | —    | —    | —    | —    | —    | VOFF< | 17:16> | 0000       |
| 0070                        | 011021                          | 15:0          |              |              |             | •            |                 |              |              | VOFF<15:1      | >    |      |      |      | _    |      |       | —      | 0000       |
| 05B0                        | OFF028                          | 31:16         | —            | —            | —           | —            | —               | —            | —            | —              | —    | —    | —    | —    | —    | —    | VOFF< | 17:16> | 0000       |
| 0020                        | 011020                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      | >    |      |      |      |      |      | 1     | —      | 0000       |
| 05B4                        | OFF029                          | 31:16         | —            | —            | —           | —            | —               | —            | —            | —              | —    | —    | —    | —    | —    | —    | VOFF< | 17:16> | 0000       |
|                             |                                 | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      | >    |      |      |      |      |      |       | —      | 0000       |
| 05B8                        | OFF030                          | 31:16         | _            | —            | _           | —            | —               | —            | —            | —              | —    | —    | —    | _    | _    | —    | VOFF< |        | 0000       |
|                             |                                 | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      |      |      |      |      |      |      |       | —      | 0000       |
| 05BC                        | OFF031                          | 31:16         | _            | —            | _           | —            | —               | _            | _            | —              | _    | _    | _    | _    | —    | _    | VOFF< |        | 0000       |
|                             |                                 | 15:0          |              |              |             | -            |                 |              |              | VOFF<15:1      |      |      |      |      |      |      |       | —      | 0000       |
| 05C0                        | OFF032                          | 31:16         | _            | _            | _           | _            | —               | _            | —            | —              | —    | —    | —    |      | —    | —    | VOFF< | 1      | 0000       |
|                             |                                 | 15:0          |              |              |             | 1            |                 |              |              | VOFF<15:1      |      |      |      |      | r    |      |       |        | 0000       |
| 05C4                        | OFF033                          | 31:16         |              | _            |             | _            | —               | —            | —            | -              | _    | —    | _    |      |      | —    | VOFF< |        | 0000       |
|                             |                                 | 15:0          |              |              |             |              |                 |              | _            | VOFF<15:1      | >    | _    |      |      |      |      | VOFF  | -      | 0000       |
| 05C8                        | OFF034                          | 31:16<br>15:0 | _            |              | _           |              |                 | _            |              | —<br>VOFF<15:1 |      |      | _    |      |      | —    | VOFF< |        | 0000       |
|                             |                                 | 31:16         |              |              |             |              |                 | _            | _            |                | >    |      |      |      |      | _    | VOFF< |        | 0000       |
| 05CC                        | OFF035                          | 15:0          |              |              |             |              | _               |              | _            | VOFF<15:1      |      | _    |      |      | _    |      | VOITS |        | 0000       |
|                             |                                 | 31:16         |              | _            |             |              | _               | _            | _            | _              | _    |      |      |      | _    |      | VOFF< |        | 0000       |
| 05D0                        | OFF036                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      |      |      |      |      |      |      | Voirs |        | 0000       |
|                             |                                 | 31:16         | _            | _            | _           | _            | _               | _            | _            | _              | _    | _    | _    | _    | _    | _    | VOFF< | 17:16> | 0000       |
| 05D4                        | OFF037                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      |      |      |      |      |      |      |       | _      | 0000       |
|                             |                                 | 31:16         |              |              |             |              |                 |              | _            | _              | _    |      |      |      |      |      | VOFF< |        | 0000       |
| 05D8                        | OFF038                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      |      |      |      |      |      |      |       | _      | 0000       |
|                             |                                 | 31:16         | _            | _            | _           | _            | _               | _            | _            | _              | _    | _    | _    | _    | _    | _    | VOFF< |        | 0000       |
| 05DC                        | OFF039                          | 15:0          |              |              |             |              |                 |              |              | VOFF<15:1      |      |      |      |      |      |      |       | _      | 0000       |
| Legen                       | <b>d:</b> x = u                 | 1 1           | n value on F | Reset; — = u | unimplement | ted, read as | '0'. Reset valu | es are shown | in hexadecim |                |      |      |      |      |      |      |       |        |            |

DS60001191G-page 130

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Note 1: Registers" for more information.

This bit or register is not available on 64-pin devices. 2:

This bit or register is not available on devices without a CAN module. 3:

This bit or register is not available on 100-pin devices. 4:

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

8: This bit or register is not available on 124-pin devices.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24        | —                 | _                 | _                 | —                 | _                 |                   | —                | —                |
| 23:16        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10        |                   | _                 |                   | —                 | _                 |                   | —                | —                |
| 45.0         | U-0               | U-0               | U-0               | U-0               | U-0               | R-0               | R-0              | R-0              |
| 15:8         | —                 | —                 | —                 | —                 | —                 |                   | SRIPL<2:0>       |                  |
| 7.0          | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |
| 7:0          |                   |                   |                   | SIRC              | Q<7:0>            |                   |                  |                  |

## REGISTER 7-3: INTSTAT: INTERRUPT STATUS REGISTER

## Legend:

| Legend:           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ad as '0'          |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

bit 31-11 Unimplemented: Read as '0'

bit 10-8 **SRIPL<2:0>:** Requested Priority Level bits for Single Vector Mode bits 111-000 = The priority level of the latest interrupt presented to the CPU

- bit 7-6 Unimplemented: Read as '0'
- bit 7-0 SIRQ<7:0>: Last Interrupt Request Serviced Status bits 1111111-00000000 = The last interrupt request number serviced by the CPU

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 04-04        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |
| 31:24        |                   |                   |                   | IPTMF             | <31:24>           |                   |                  |                  |  |  |  |  |  |
| 22.46        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |
| 23:16        | IPTMR<23:16>      |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |
| 15.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |
| 15:8         |                   |                   |                   | IPTM              | R<15:8>           |                   |                  |                  |  |  |  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |
| 7:0          |                   |                   |                   | IPTM              | R<7:0>            |                   |                  |                  |  |  |  |  |  |

#### REGISTER 7-4: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

| Legend:           |                  |                       |                    |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared  | x = Bit is unknown |

bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits

Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | U-0               | R/W-0, HS         | R/W-0, HS         | U-0              | U-0              |
| 51.24        | —                 | —                 | _                 |                   | PFMDED            | PFMSEC            |                  | —                |
| 23:16        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10        | _                 | _                 | _                 |                   |                   |                   |                  | —                |
| 15:8         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15.6         |                   | _                 | -                 |                   |                   |                   |                  | _                |
| 7:0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7.0          |                   |                   |                   | PFMSEC            | CNT<7:0>          |                   |                  |                  |

## REGISTER 9-2: PRESTAT: PREFETCH MODULE STATUS REGISTER

| Legend:           |                  | HS = Hardware Set    |                    |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bi | t, read as '0'     |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

#### bit 31-28 Unimplemented: Read as '0'

## bit 27 **PFMDED:** Flash Double-bit Error Detected (DED) Status bit

- This bit is set in hardware and can only be cleared (i.e., set to '0') in software.
- 1 = A DED error has occurred
- 0 = A DED error has not occurred
- bit 26 PFMSEC: Flash Single-bit Error Corrected (SEC) Status bit 1 = A SEC error occurred when PFMSECCNT<7:0> was equal to '0' 0 = A SEC error has not occurred
- bit 25-8 Unimplemented: Read as '0'
- bit 7-0 **PFMSECCNT<7:0>:** Flash SEC Count bits

11111111 - 00000000 = SEC count

This field decrements by one each time an SEC error occurs. It will hold at zero on the two-hundred and fifty-sixth error. When an SEC error occurs, when PFMSECCNT = 0, the PFMSEC status bit is set. If PFMSECEN is also set, an interrupt is generated.

Note: These bits count all SEC errors and are not limited to SEC errors on unique addresses.

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 |       |        | Bit Bit<br>28/20/12/4 27/19/11/3 |       | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |  |
|--------------|-------------------|-------------------|-------|--------|----------------------------------|-------|------------------|------------------|--|--|--|--|--|--|
| 24.24        | R/W-0             | R/W-0             | R/W-0 | R/W-0  | R/W-0                            | R/W-0 | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 31:24        | DCRCDATA<31:24>   |                   |       |        |                                  |       |                  |                  |  |  |  |  |  |  |
| 00.40        | R/W-0             | R/W-0             | R/W-0 | R/W-0  | R/W-0                            | R/W-0 | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 23:16        | DCRCDATA<23:16>   |                   |       |        |                                  |       |                  |                  |  |  |  |  |  |  |
| 45.0         | R/W-0             | R/W-0             | R/W-0 | R/W-0  | R/W-0                            | R/W-0 | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 15:8         | DCRCDATA<15:8>    |                   |       |        |                                  |       |                  |                  |  |  |  |  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0 | R/W-0  | R/W-0                            | R/W-0 | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 7:0          |                   |                   |       | DCRCDA | TA<7:0>                          |       |                  |                  |  |  |  |  |  |  |

#### REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

## Legend:

| Legena:           |                  |                          |                    |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

## bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

## REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|
| 31:24        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 31.24        | DCRCXOR<31:24>    |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |
| 22:46        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 23:16        | DCRCXOR<23:16>    |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |
| 15.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 15:8         | DCRCXOR<15:8>     |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |
| 7.0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 7:0          |                   |                   |                   | DCRCXO            | R<7:0>            |                   |                  |                  |  |  |  |  |  |  |

| Legend:           |                  |                          |                    |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

#### bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode):

## 1 = Enable the XOR input to the Shift register

0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

## REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

11 = Wait of 3 TPBCLK2 10 = Wait of 2 TPBCLK2 01 = Wait of 1 TPBCLK2 00 = Wait of 0 TPBCLK2 (default)

- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK2 cycle for a write operation; WAITB = 1 TPBCLK2 cycle, WAITE = 0 TPBCLK2 cycles for a read operation.
  - 2: Address bits 14 and 15 are is not subject to auto-increment/decrement if configured as Chip Select.
  - **3:** The PMD<15:8> bits are not active is the MODE16 bit = 1.

|              | (')               | k' = 1 OR 2)      |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|--|
| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |  |  |
| 04-04        | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |  |  |  |  |
| 31:24        | SEED<31:24>       |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
| 00.40        | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |  |  |  |  |
| 23:16        | SEED<23:16>       |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
| 45.0         | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |  |  |  |  |
| 15:8         | SEED<15:8>        |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
| 7.0          | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |  |  |  |  |  |  |  |
| 7:0          |                   |                   |                   | SEED<             | <7:0>             |                   |                  |                  |  |  |  |  |  |  |  |

## REGISTER 27-5: RNGSEEDx: TRUE RANDOM NUMBER GENERATOR SEED REGISTER 'x'

| Legend:           |                  |                          |                    |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

bit 31-0 SEED<31:0>: TRNG MSb/LSb Value bits (RNGSEED1 = LSb, RNGSEED2 = MSb)

| NEO101E      |                   |                   |                   | TIONBER           | <b>OENE</b> IO (I |                   | ILE OIOTEIL      |                  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
| 24.24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        | —                 | —                 | —                 | _                 | _                 |                   | _                | —                |
| 00:40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | —                 | —                 | —                 | _                 | _                 | _                 | _                | —                |
| 45.0         | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | —                 | —                 | —                 | —                 | _                 | -                 | _                | —                |
| 7:0          | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7:0          |                   |                   |                   |                   | RCNT<6:0>         |                   |                  |                  |
|              |                   |                   |                   |                   |                   |                   |                  |                  |

## REGISTER 27-6: RNGCNT: TRUE RANDOM NUMBER GENERATOR COUNT REGISTER

| Legend:           |                  |                          |                    |
|-------------------|------------------|--------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, r | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared     | x = Bit is unknown |

bit 31-7 Unimplemented: Read as '0'

bit 6-0 RCNT<6:0>: Number of Valid TRNG MSB 32 bits

## TABLE 28-1: ADC REGISTER MAP (CONTINUED)

| ess  |                  |           |       | Bits  |   |       |       |       |        |                  |           |      |      |      |      |      |      |      |   |
|------|------------------|-----------|-------|-------|---|-------|-------|-------|--------|------------------|-----------|------|------|------|------|------|------|------|---|
| Vir. | Register<br>Name | Bit Range | 31/15 | 30/14 | 29/13   | 28/12 | 27/11 | 26/10 | 25/9   | 24/8             | 23/7      | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |   |
|      | AD1DATA19        | 31:16     |       |       |   |       |       |       | ADC Ou | tput Register 1  | 9 <31:16> |      | •    | •    |      |      |      | •    | 0 |
| B104 | ADIDATAT9        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 19<15:0>  |      |      |      |      |      |      |      | ( |
| D100 | AD1DATA20        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 0 <31:16> |      |      |      |      |      |      |      |   |
| 5100 | AD IDAIA20       | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 20<15:0>  |      |      |      |      |      |      |      |   |
| 310C | AD1DATA21        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 1 <31:16> |      |      |      |      |      |      |      |   |
| 5100 |                  | 15:0      |       |       | ADC Output Register 21 <15:0> 0000  |       |       |       |        |                  |           |      |      |      |      |      |      |      |   |
| 3110 | AD1DATA22        | 31:16     |       |       | ADC Output Register 22 <31:16> 000  |       |       |       |        |                  |           |      |      |      |      |      |      |      |   |
| 5110 |                  | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 22<15:0>  |      |      |      |      |      |      |      |   |
| 8114 | AD1DATA23        | 31:16     |       |       | ADC Output Register 22<15:0>         000           ADC Output Register 23 <31:16>         000           ADC Output Register 23 <31:16>         000           ADC Output Register 23<15:0>         000 |       |       |       |        |                  |           |      |      |      |      |      |      |      |   |
| 114  |                  | 15:0      |       |       |   |       |       |       |        | utput Register   |           |      |      |      |      |      |      |      |   |
| 110  | AD1DATA24        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 4 <31:16> |      |      |      |      |      |      |      |   |
| 110  | AD IDAIA24       | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 24<15:0>  |      |      |      |      |      |      |      |   |
| 110  | AD1DATA25        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 5 <31:16> |      |      |      |      |      |      |      |   |
| nc . | AD IDATA25       | 15:0      |       |       |   |       |       |       | ADC O  | utput Register 2 | 25 <15:0> |      |      |      |      |      |      |      |   |
| 120  | AD1DATA26        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 6 <31:16> |      |      |      |      |      |      |      |   |
| 120  | AD IDATA26       | 15:0      |       |       |   |       |       |       |        | utput Register   |           |      |      |      |      |      |      |      |   |
| 104  | AD1DATA27        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | ? <31:16> |      |      |      |      |      |      |      |   |
| 124  | ADIDAIA27        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 27<15:0>  |      |      |      |      |      |      |      |   |
| 100  |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 8 <31:16> |      |      |      |      |      |      |      |   |
| 128  | AD1DATA28        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 28<15:0>  |      |      |      |      |      |      |      |   |
| 100  | AD1DATA29        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 2  | 9 <31:16> |      |      |      |      |      |      |      |   |
| 120  | ADTDATA29        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register : | 29 <15:0> |      |      |      |      |      |      |      |   |
| 400  |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 0 <31:16> |      |      |      |      |      |      |      |   |
| 130  | AD1DATA30        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 30<15:0>  |      |      |      |      |      |      |      |   |
| 104  |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 1 <31:16> |      |      |      |      |      |      |      |   |
| 134  | AD1DATA31        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register : | 31 <15:0> |      |      |      |      |      |      |      |   |
| 400  | AD1DATA32        | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 2 <31:16> |      |      |      |      |      |      |      | - |
| 138  | AD IDAIA32       | 15:0      |       |       |   |       |       |       | ADC O  | utput Register:  | 32 <15:0> |      |      |      |      |      |      |      |   |
| 100  |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 3 <31:16> |      |      |      |      |      |      |      | - |
| 130  | AD1DATA33        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register:  | 33 <15:0> |      |      |      |      |      |      |      | - |
| 4.40 |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 4 <31:16> |      |      |      |      |      |      |      |   |
| 140  | AD1DATA34        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register:  | 34 <15:0> |      |      |      |      |      |      |      | - |
|      |                  | 31:16     |       |       |   |       |       |       | ADC OL | tput Register 3  | 5 <31:16> |      |      |      |      |      |      |      | - |
| 144  | AD1DATA35        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register   | 35 <15:0> |      |      |      |      |      |      |      |   |
|      |                  | 31:16     |       |       |   |       |       |       | ADC OL | itput Register 3 | 6 <31:16> |      |      |      |      |      |      |      | _ |
| 148  | AD1DATA36        | 15:0      |       |       |   |       |       |       | ADC O  | utput Register 3 | 36 <15:0> |      |      |      |      |      |      |      | - |
|      |                  | 31:16     |       |       |   |       |       |       | ADC OL | Itput Register 3 | 7 <31:16> |      |      |      |      |      |      |      |   |
| 314C | AD1DATA37        | 15:0      |       |       |   |       |       |       |        | utput Register   | 27 -15:05 |      |      |      |      |      |      |      |   |

© 2013-2016 Microchip Technology Inc.

DS60001191G-page 416

| Bit<br>Range | Bit<br>31/23/15/7            | Bit<br>30/22/14/6            | Bit<br>29/21/13/5              | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>25/16/8/0 |
|--------------|------------------------------|------------------------------|--------------------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0                          | U-0                          | U-0                            | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24        | —                            | —                            | —                              |                   |                   |                   |                  | —                |
| 23:16        | U-0                          | U-0                          | U-0                            | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10        | —                            | —                            | —                              | —                 | —                 | _                 | —                | —                |
|              | U-0                          | R/W-1                        | R/W-0                          | R/W-0             | U-0               | U-0               | R/W-0            | R/W-0            |
| 15:8         | —                            | EXCESS<br>DFR                | BPNOBK<br>OFF                  | NOBK<br>OFF       |                   | —                 | LONGPRE          | PUREPRE          |
|              | R/W-1                        | R/W-0                        | R/W-1                          | R/W-1             | R/W-0             | R/W-0             | R/W-1            | R/W-0            |
| 7:0          | AUTO<br>PAD <sup>(1,2)</sup> | VLAN<br>PAD <sup>(1,2)</sup> | PAD<br>ENABLE <sup>(1,3)</sup> | CRC<br>ENABLE     | DELAYCRC          | HUGEFRM           | LENGTHCK         | FULLDPLX         |

## REGISTER 30-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER

## Legend:

| Legend:           |                  |                           |                    |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, re | ead as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      | x = Bit is unknown |

#### bit 31-15 Unimplemented: Read as '0'

#### bit 14 **EXCESSDER:** Excess Defer bit

- 1 = The MAC will defer to carrier indefinitely as per the Standard
- 0 = The MAC will abort when the excessive deferral limit is reached

#### bit 13 BPNOBKOFF: Backpressure/No Backoff bit

- 1 = The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent
- 0 = The MAC will not remove the backoff

#### bit 12 NOBKOFF: No Backoff bit

- 1 = Following a collision, the MAC will immediately retransmit rather than using the Binary Exponential Backoff algorithm as specified in the Standard
- 0 = Following a collision, the MAC will use the Binary Exponential Backoff algorithm
- bit 11-10 Unimplemented: Read as '0'
- bit 9 LONGPRE: Long Preamble Enforcement bit
  - 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length
  - 0 = The MAC allows any length preamble as per the Standard

## bit 8 **PUREPRE:** Pure Preamble Enforcement bit

- 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded
- 0 = The MAC does not perform any preamble checking

## bit 7 **AUTOPAD:** Automatic Detect Pad Enable bit<sup>(1,2)</sup>

- 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly
- 0 = The MAC does not perform automatic detection
- Note 1: Table 30-6 provides a description of the pad function based on the configuration of this register.
  - 2: This bit is ignored if the PADENABLE bit is cleared.
  - **3:** This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

## REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 3 **Reserved:** Write as '1'
- bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
  - 111 = Divide by 8
  - 110 = Divide by 7
  - 101 = Divide by 6
  - 100 = Divide by 5
  - 011 =Divide by 4
  - 010 = Divide by 3
  - 001 = Divide by 2
  - 000 = Divide by 1

## 36.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 36.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 36.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 36.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## TABLE 37-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS |           |   | Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |      |        |       |            |
|--------------------|-----------|---|---|------|--------|-------|------------|
| Param.<br>No.      | Symbol    | Characteristics   | Min.  | Тур. | Max.   | Units | Conditions |
| Operati            | ng Voltag | e   |   |      |        |       |            |
| DC10               | Vdd       | Supply Voltage (Note 1)   | 2.3   | _    | 3.6    | V     | —          |
| DC12               | Vdr       | RAM Data Retention Voltage (Note 2)                                       | 1.75  | _    | —      | V     | _          |
| DC16               | VPOR      | VDD Start Voltage<br>to Ensure Internal<br>Power-on Reset Signal (Note 3) | 1.75  | _    | _      | V     | _          |
| DC17               | SVDD      | <b>VDD Rise Rate</b><br>to Ensure Internal<br>Power-on Reset Signal       | 0.00004   | _    | 0.0004 | V/µs  | _          |

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

- 2: This is the limit to which VDD can be lowered without losing RAM data.
- 3: This is the limit to which VDD must be lowered to ensure Power-on Reset.

## TABLE 37-5: ELECTRICAL CHARACTERISTICS: BOR


| DC CHARACTERISTICS |        |  | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |      |      |       |            |
|--------------------|--------|--|---|------|------|-------|------------|
| Param.<br>No.      | Symbol | Characteristics                                  | Min. <sup>(1)</sup>   | Тур. | Max. | Units | Conditions |
| BO10               | VBOR   | BOR Event on VDD transition high-to-low (Note 2) | 1.9   | _    | 2.3  | V     | _          |

**Note 1:** Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

# 144-Lead Plastic Low Profile Quad Flatpack (PL) – 20x20x1.40 mm Body, with 2.00 mm Footprint [LQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                       | MILLIMETERS |           |            |      |  |
|-----------------------|-------------|-----------|------------|------|--|
| Dimension             | Limits      | MIN       | NOM        | MAX  |  |
| Number of Leads       | N           |           | 144        |      |  |
| Lead Pitch            | е           |           | 0.50 BSC   |      |  |
| Overall Height        | Α           | -         | -          | 1.60 |  |
| Molded Package Height | A2          | 1.35      | 1.40       | 1.45 |  |
| Standoff              | A1          | 0.05      | -          | 0.15 |  |
| Foot Length           | L           | 0.45      | 0.60       | 0.75 |  |
| Footprint             | L1          |           | 1.00 (REF) |      |  |
| Overall Width         | E           |           | 22.00 BSC  |      |  |
| Overall Length        | D           | 22.00 BSC |            |      |  |
| Molded Body Width     | E1          | 20.00 BSC |            |      |  |
| Molded Body Length    | D1          |           | 20.00 BSC  |      |  |
| Lead Thickness        | с           | 0.09      | -          | 0.20 |  |
| Lead Width            | b           | 0.17      | 0.22       | 0.27 |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-044B Sheet 2 of 2

## TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

| PIC32MX5XX/6XX/7XX Feature   | PIC32MZ Feature  |  |  |
|--|--|--|--|
| Fail-Safe Clock  | Monitor (FSCM)   |  |  |
| On PIC32MX devices, the internal FRC became the clock source on a failure of the clock source.                                       | On PIC32MZ devices, a separate internal Backup FRC (BFRC) becomes the clock source upon a failure at the clock source.   |  |  |
| On PIC32MX devices, a clock failure resulted in the triggering of a specific interrupt when the switchover was complete.             | On PIC32MZ devices, a NMI is triggered instead, and must be handled by the NMI routine.  |  |  |
| FSCM generates an interrupt.   | FSCM generates a NMI.  |  |  |
|  | The definitions of the FCKSM<1:0> bits has changed on PIC32MZ devices.   |  |  |
| FCKSM<1:0> (DEVCFG1<15:14>)  | FCKSM<1:0> (DEVCFG1<15:14>)  |  |  |
| 1x = Clock switching is disabled, FSCM is disabled   | 11 = Clock switching is enabled and clock monitoring   |  |  |
| 01 = Clock switching is enabled, FSCM is disabled  | is enabled   |  |  |
| 00 = Clock switching is enabled, FSCM is enabled   | 10 = Clock switching is disabled and clock monitoring  |  |  |
|  | is enabled<br>01 = Clock switching is enabled and clock monitoring is disabled<br>00 = Clock switching is disabled and clock monitoring<br>is disabled   |  |  |
| On PIC32MX devices, the CF (OSCCON<3>) bit indicates a clock failure. Writing to this bit initiates a FSCM event.                    | On PIC32MZ devices, the CF (OSCCON<3>) bit has the same functionality as that of PIC32MX device; however, an additional CF(RNMICON<1>) bit is available to indicate a NMI event. Writing to this bit causes a NMI event, but not a FSCM event. |  |  |
| On PIC32MX devices, the CLKLOCK (OSCCON<7>) bit is controlled by the FSCM.   | On PIC32MZ devices, the CLKLOCK (OSCCON<7>) bit is not impacted by the FSCM.   |  |  |
| CLKLOCK (OSCCON<7>)  | CLKLOCK (OSCCON<7>)  |  |  |
| If clock switching and monitoring is disabled (FCKSM<1:0> = $1x$ ):  | 1 = Clock and PLL selections are locked  |  |  |
| 1 = Clock and PLL selections are locked  | 0 = Clock and PLL selections are not locked and may be modified  |  |  |
| 0 = Clock and PLL selections are not locked and may be modified  |  |  |  |
| If clock switching and monitoring is enabled (FCKSM<1:0> = $0x$ ):<br>Clock and PLL selections are never locked and may be modified. |  |  |  |

Table A-2 illustrates the difference in code setup of the respective parts for maximum speed using an external 24 MHz crystal.

## TABLE A-2: CODE DIFFERENCES FOR MAXIMUM SPEED USING AN EXTERNAL 24 MHz CRYSTAL

| PIC32MX5XX/6XX/7XX at 80 MHz               | PIC32MZ at 200 MHz                                 |
|--|--|
| <pre>#include <xc.h></xc.h></pre>          | <pre>#include <xc.h></xc.h></pre>                  |
| #pragma config POSCMOD = HS                | #pragma config POSCMOD = HS                        |
| <pre>#pragma config FNOSC = PRIPLL</pre>   | #pragma config FNOSC = SPLL                        |
|  | <pre>#pragma config FPLLICLK = PLL_POSC</pre>      |
| <pre>#pragma config FPLLIDIV = DIV_6</pre> | <pre>#pragma config FPLLIDIV = DIV_3</pre>         |
|  | <pre>#pragma config FPLLRNG = RANGE_5_10_MHZ</pre> |
| <pre>#pragma config FPLLMUL = MUL_20</pre> | <pre>#pragma config FPLLMULT = MUL_50</pre>        |
| <pre>#pragma config FPLLODIV = DIV_1</pre> | <pre>#pragma config FPLLODIV = DIV_2</pre>         |
|  |  |
| #define SYSFREQ (8000000L)                 | #define SYSFREQ (20000000L)                        |

## A.7 Interrupts and Exceptions

TABLE A-8:

The key difference between Interrupt Controllers in PIC32MX5XX/6XX/7XX devices and PIC32MZ devices concerns vector spacing. Previous PIC32MX devices had fixed vector spacing, which is adjustable in set increments, and every interrupt had the same amount of space. PIC32MZ devices replace this with a variable offset spacing, where each interrupt has an offset register to determine where to begin execution.

**INTERRUPT DIFFERENCES** 

In addition, the IFSx, IECx, and IPCx registers for old peripherals have shifted to different registers due to new peripherals. Please refer to **Section 7.0 "CPU Exceptions and Interrupt Controller"** to determine where the interrupts are now located.

Table A-8 lists differences (indicated by **Bold** type) in the registers that will affect software migration.

| PIC32MX5XX/6XX/7XX Feature   | PIC32MZ Feature   |
|--|---|
| Vector   | Spacing   |
| On PIC32MX devices, the vector spacing was determined by the VS field in the CPU core.   | On PIC32MZ devices, the vector spacing is variable and determined by the Interrupt controller. The VOFFx<17:1> bits in the OFFx register are set to the offset from EBASE where the interrupt service routine is located.   |
| VS<4:0> (IntCtl<9:5>: CP0 Register 12, Select 1)<br>10000 = 512-byte vector spacing<br>01000 = 256-byte vector spacing<br>00100 = 128-byte vector spacing<br>00010 = 64-byte vector spacing<br>00001 = 32-byte vector spacing<br>00000 = 0-byte vector spacing | VOFFx<17:1> (OFFx<17:1>)<br>Interrupt Vector 'x' Address Offset bits  |
| Shadow Re  | egister Sets  |
| On PIC32MX devices, there was one shadow register set which could be used during interrupt processing. Which interrupt priority could use the shadow register set was determined by the FSRS-SEL field in DEVCFG3 and SS0 on INTCON.                           | On PIC32MZ devices, there are seven shadow register sets, and each priority level can be assigned a shadow register set to use via the PRIxSS<3:0> bits in the PRISS register. The SS0 bit is also moved to PRISS<0>.   |
| FSRSSEL<2:0> (DEVCFG3<18:16>)<br>111 = Assign Interrupt Priority 7 to a shadow register set<br>110 = Assign Interrupt Priority 6 to a shadow register set<br>•<br>•<br>•<br>001 = Assign Interrupt Priority 1 to a shadow register set                         | PRIxSS<3:0> PRISS <y:z><br/>1xxx = Reserved (by default, an interrupt with a priority<br/>level of x uses Shadow Set 0)<br/>0111 = Interrupt with a priority level of x uses Shadow Set 7<br/>0110 = Interrupt with a priority level of x uses Shadow Set 6<br/>•</y:z> |
| 000 = All interrupt priorities are assigned to a shadow<br>register set  | •<br>0001 = Interrupt with a priority level of x uses Shadow Set 1<br>0000 = Interrupt with a priority level of x uses Shadow Set 0   |
| SS0 (INTCON<16>)<br>1 = Single vector is presented with a shadow register set<br>0 = Single vector is not presented with a shadow register set   | SS0 ( <b>PRISS&lt;0&gt;</b> )<br>1 = Single vector is presented with a shadow register set<br>0 = Single vector is not presented with a shadow register set   |
| Sta  | itus  |
| PIC32MX devices, the VEC<5:0> bits show which interrupt is being serviced.   | On PIC32MZ devices, the SIRQ<7:0> bits show the IRQ number of the interrupt last serviced.  |
| VEC<5:0> (INTSTAT<5:0>)<br>11111-00000 = The interrupt vector that is presented to the<br>CPU  | SIRQ<7:0> (INTSTAT<7:0>)<br>11111111-00000000 = The last interrupt request number<br>serviced by the CPU  |

## Revision F (June 2016)

The Preliminary status was removed and minor typographical updates to text and formatting were incorporated.

This revision also includes the following changes, which are referenced by their respective chapter in Table B-6.

| TABLE B-6: MAJOR SECTION UPDATES |
|----------------------------------|
|----------------------------------|

| Section Name   | Update Description   |
|--|--|
| 7.0 "CPU Exceptions and<br>Interrupt Controller"                 | The Cache Error microprocessor exception type was removed (see Table 7-1).   |
| 8.0 "Oscillator Configuration"                                   | The bit value definitions for the PLLODIV<2:0> bits in the System PLL Control register were updated (see Register 8-3).      |
| 11.0 "Hi-Speed USB with On-<br>The-Go (OTG)"                     | The VBUS bit value is updated (see Register 11-13)   |
| 37.0 "Electrical<br>Characteristics"                             | The typical value and the units for parameter OS42 in the External Clock Timing Requirements were updated (see Table 37-17). |
| 39.0 "Packaging Information"                                     | The 64-pin QFN (MR) package drawings land pattern were updated.  |
| Appendix A: "Migrating from<br>PIC32MX5XX/6XX/7XX to<br>PIC32MZ" | The Primary Oscillator Configuration section of the Oscillator Configuration<br>Differences was updated (see Table A-1).     |

## **Revision G (December 2016)**

A recommendation was added to the first page, indicating that the PIC32MZ Embedded Connectivity (EC) Family of devices are not recommended for use in new designs. Instead, the PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family of devices should be used.

## TABLE B-7: MAJOR SECTION UPDATES

| Section Name              | Update Description                    |  |  |  |
|---------------------------|---------------------------------------|--|--|--|
| 4.0 "Memory Organization" | Updated Figure 4-1 through Figure 4-5 |  |  |  |