

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 48x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048ech144-i-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber										
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description						
				Seria	al Periph	eral Interfa	ice 1						
SCK1	49	76	A52	109	I/O	ST	SPI1 Synchronous Serial Clock Input/Output						
SDI1	PPS	PPS	PPS	PPS	-	ST	SPI1 Data In						
SDO1	PPS	PPS	PPS	PPS	0		SPI1 Data Out						
SS1	PPS	PPS	PPS	PPS	I/O	ST	SPI1 Slave Synchronization Or Frame Pulse I/O						
				Seria	al Periph	eral Interfa	ice 2						
SCK2	4	10	B6	14	I/O	ST	SPI2 Synchronous Serial Clock Input/output						
SDI2	PPS	PPS	PPS	PPS	I	ST	SPI2 Data In						
SDO2	PPS	PPS	PPS	PPS	0	_	SPI2 Data Out						
SS2	PPS	PPS	PPS	PPS	I/O	ST	SPI2 Slave Synchronization Or Frame Pulse I/O						
				Seria	al Periph	eral Interfa	ice 3						
SCK3	29	43	A28	61	I/O	ST	SPI3 Synchronous Serial Clock Input/Output						
SDI3	PPS	PPS	PPS	PPS	I	ST	SPI3 Data In						
SDO3	PPS	PPS	PPS	PPS	0	_	SPI3 Data Out						
SS3	PPS	PPS	PPS	PPS	I/O	ST	SPI3 Slave Synchronization Or Frame Pulse I/O						
				Seria	al Periph	eral Interfa	ice 4						
SCK4	44	69	A46	98	I/O	ST	SPI4 Synchronous Serial Clock Input/Output						
SDI4	PPS	PPS	PPS	PPS	I	ST	SPI4 Data In						
SDO4	PPS	PPS	PPS	PPS	0		SPI4 Data Out						
SS4	PPS	PPS	PPS	PPS	I/O	ST	SPI4 Slave Synchronization Or Frame Pulse I/O						
				Seria	al Periph	eral Interfa	ice 5						
SCK5	_	39	A26	57	I/O	ST	SPI5 Synchronous Serial Clock Input/Output						
SDI5	_	PPS	PPS	PPS	I	ST	SPI5 Data In						
SDO5	_	PPS	PPS	PPS	0	_	SPI5 Data Out						
SS5	_	PPS	PPS	PPS	I/O	ST	SPI5 Slave Synchronization Or Frame Pulse I/O						
				Seria	al Periph	eral Interfa	ice 6						
SCK6	_	48	A32	70	I/O	ST	SPI6 Synchronous Serial Clock Input/Output						
SDI6		PPS	PPS	PPS	Ι	ST	SPI6 Data In						
SDO6	_	PPS	PPS	PPS	0	_	SPI6 Data Out						
SS6	—	PPS	PPS	PPS	I/O	ST	SPI6 Slave Synchronization Or Frame Pulse I/O						
Legend:	CMOS = C	MOS-comp	atible input	or output		Analog =	Analog input P = Power						
	ST - Schm	itt Trigger in	out with C	MOS level	9	O = Outru	ut I – Input						

#### **TABLE 1-9:** SPI1 THROUGH SPI 6 PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output

I = Input

PPS = Peripheral Pin Select

DS60001191G-page 26

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
EBIA0	_	44	B24	30	0	_	External Bus Interface Address Bus
EBIA1	_	43	A28	51	0	_	1
EBIA2	_	16	B9	21	0	_	
EBIA3	_	12	B7	52	0	_	
EBIA4	_	11	A8	68	0	_	
EBIA5	_	2	B1	2	0	_	
EBIA6	_	6	B3	6	0	_	
EBIA7	_	33	A23	48	0	_	
EBIA8	_	65	A44	91	0	_	
EBIA9	_	64	B36	90	0	_	
EBIA10	_	32	B18	47	0	_	
EBIA11	_	41	A27	29	0	_	
EBIA12	_	7	A6	11	0	_	1
EBIA13	_	34	B19	28	0	_	1
EBIA14	_	61	A42	87	0	_	1
EBIA15	_	68	B38	97	0	_	1
EBIA16	_	17	A11	19	0	_	1
EBIA17	_	40	B22	53	0	_	
EBIA18	_	39	A26	92	0	_	-
EBIA19	_	38	B21	93	0	_	
EBIA20	_	_	_	94	0		
EBIA21	_	_	_	126	0	_	
EBIA22	_	_	_	117	0	_	
EBIA23	_	_	_	103	0	_	
EBID0	_	91	B52	135	I/O	ST	External Bus Interface Data I/O Bus
EBID1	_	94	A64	138	I/O	ST	1
EBID2	_	98	A66	142	I/O	ST	
EBID3	_	99	B56	143	I/O	ST	
EBID4	_	100	A67	144	I/O	ST	
EBID5	_	3	A3	3	I/O	ST	
EBID6	_	4	B2	4	I/O	ST	1
EBID7	_	5	A4	5	I/O	ST	1
EBID8	_	88	B50	128	I/O	ST	
EBID9	_	87	A60	127	I/O	ST	
EBID10	_	86	B49	125	I/O	ST	
EBID11	_	85	A59	124	I/O	ST	
EBID12	_	79	B43	112	I/O	ST	
EBID13	_	80	A54	113	I/O	ST	
EBID14	_	77	B42	110	I/O	ST	
EBID15	_	78	A53	111	I/O	ST	
EBIBS0	_	_	—	9	0	—	External Bus Interface Byte Select
EBIBS1	_	_	—	10	0	_	1
EBICS0	_	59	A41	131	0	—	External Bus Interface Chip Select
EBICS1	_	—	—	132	0	—	1
EBICS2	_	l —	l —	133	0	l —	1
EBICS3	_	_	<u> </u>	134	0	—	1
Legend:	CMOS = CI ST = Schmi	MOS-comparit Trigger in	atible input	or output MOS level	s	Analog = O = Outp	Analog input P = Power ut I = Input

#### TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

# 3.3 **Power Management**

The processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during Idle periods.

#### 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 33.0 "Power-Saving Features".

## 3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the processor core is in the clock tree and clocking registers. The PIC32MZ family makes extensive use of local gatedclocks to reduce this dynamic power consumption.

# 3.4 L1 Instruction and Data Caches

# 3.4.1 INSTRUCTION CACHE (I-CACHE)

The I-Cache is an on-core memory block of 16 Kbytes. Because the I-Cache is virtually indexed, the virtual-tophysical address translation occurs in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 22 bits of physical address, a valid bit, and a lock bit. The LRU replacement bits are stored in a separate array.

The I-Cache block also contains and manages the instruction line fill buffer. Besides accumulating data to be written to the cache, instruction fetches that reference data in the line fill buffer are serviced either by a bypass of that data, or data coming from the external interface. The I-Cache control logic controls the bypass function.

The processor core supports I-Cache locking. Cache locking allows critical code or data segments to be locked into the cache on a per-line basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always available on all I-Cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

## 3.4.2 DATA CACHE (D-CACHE)

The D-Cache is an on-core memory block of 4 Kbytes. This virtually indexed, physically tagged cache is protected. Because the D-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access. The tag holds 22 bits of physical address, a valid bit, and a lock bit. There is an additional array holding dirty bits and LRU replacement algorithm bits for each set of the cache. In addition to I-Cache locking, the processor core also supports a D-Cache locking mechanism identical to the I-Cache. Critical data segments are locked into the cache on a per-line basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a cache miss.

The D-Cache locking function is always available on all D-Cache entries. Entries can then be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

# 3.4.3 ATTRIBUTES

The processor core I-Cache and D-Cache attributes are listed in the Configuration registers (see Register 3-1 through Register 3-4).

# 3.5 EJTAG Debug Support

The processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the processor core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

# 3.6 MIPS DSP ASE Extension

The MIPS DSP Application-Specific Extension Revision 2 is an extension to the MIPS32 architecture. This extension comprises new integer instructions and states that include new HI/LO accumulator register pairs and a DSP control register. This extension is crucial in a wide range of DSP, multimedia, and DSPlike algorithms covering Audio and Video processing applications. The extension supports native fractional format data type operations, register Single Instruction Multiple Data (SIMD) operations, such as add, subtract, multiply, and shift. In addition, the extension includes the following features that are essential in making DSP algorithms computationally efficient:

- Support for multiplication of complex operands
- Variable bit insertion and extraction
- Implementation and use of virtual circular buffers
- Arithmetic saturation and overflow handling support
- Zero cycle overhead saturation and rounding operations

# PIC32MZ Embedded Connectivity (EC) Family

#### **REGISTER 4-8:** SBTxREGy: SYSTEM BUS TARGET 'x' REGION 'y' REGISTER 11-- 7

		(x = 0.13)	y = 0-0)					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W0	R/W-0	R/W0	R/W-0	R/W-0	R/W0	R/W-0	
31:24								
00.40	R/W-0	R/W-0	R/W-0	R/W-0				
23:16								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	U-0
15:8			BAS	E<5:0>			PRI	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7:0			SIZE<4:0>					

# Legend:

0		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-10	BASE<21:0>: Region Base Address bits
bit 9	PRI: Region Priority Level bit
	1 = Level 2
	0 = Level 1
bit 8	Unimplemented: Read as '0'
bit 7-3	SIZE<4:0>: Region Size bits
	Permissions for a region are only active is the SIZE is non-zero. 11111 = Region size = $2^{(SIZE - 1)} \times 1024$ (bytes)
	•
	•
	•
	00001 = Region size = 2 <sup>(SIZE - 1)</sup> x 1024 (bytes)
	00000 = Region is not present
bit 2-0	Unimplemented: Read as '0'
Nata 4.	Defente Table 4.C for the list of evoluble terrate and their depen

**Note 1:** Refer to Table 4-6 for the list of available targets and their descriptions. 2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	-	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—		-	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHPDAT	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDA	Γ<7:0>			

#### REGISTER 10-18: DCHxDAT: DMA CHANNEL x PATTERN DATA REGISTER

# Legend:

5								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **CHPDAT<15:0>:** Channel Data Register bits <u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

#### REGISTER 11-29: USBLPMR2: USB LINK POWER MANAGEMENT CONTROL REGISTER 2

#### bit 0 LPMSTIF: LPM STALL Interrupt Flag bit

#### When in Device mode:

- 1 = A LPM transaction was received and the USB Module responded with a STALL
- 0 = No Stall condition

#### When in Host mode:

- 1 = A LPM transaction was transmitted and the device responded with a STALL
- 0 = No Stall condition

## TABLE 12-10: PORTE REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess										E	Bits								
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400		31:16		—	—	—		—	—				—		—	—	—	—	0000
0400	ANGLLL	15:0	_	_	_	_	-	_	ANSE9	ANSE8	ANSE7	ANSE6	ANSE5	ANSE4	—	_	—	—	03F0
0410	TRISE	31:16	_		—	_	_		—	_	_	_	_	_	_	_	—	—	0000
0410	TRIOL	15:0	_	—	—	—	_	—	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
0420	PORTE	31:16	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
0120	1 OILLE	15:0	—	—	—	—	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
0430	LATE	31:16	—	—	—	—	_	_	—	—	—	—		—	—	—	—	—	0000
0.00	2,112	15:0	—	—	—	—	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
0440	ODCE	31:16	—	—	—	—	_	_	—	—	—	—		—	—	—	—	—	0000
0110	ODOL	15:0	—	—	—	—	_	_	ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
0450	CNPUE	31:16	—	—	—	—	_	_	—	—	—	—		—	—	—	—	—	0000
0400	ONIOL	15:0	_	—	—	—	_	—	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000
0460	CNPDE	31:16	_	—	—	—	_	—	—	_	_	_		_			—	—	0000
0400	ONIDE	15:0	_	—	—	—	_	—	CNPDE9	CNPDE8	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	0000
0470	CNCONE	31:16	_	—	—	—	_	—	—	_	_	_		_	—	—	—	—	0000
0470	ONCOME	15:0	ON	—	SIDL	—	_	—	—	_	_	_		_	—	—	—	—	0000
0480	CNENE	31:16	-	—	—	—	-	—	—	-	-	-	_	-	—	—	—	—	0000
0400	SNENE	15:0	—	—	—	—	_	—	CNIEE9	CNIEE8	CNIEE7	CNIEE6	CNIEE5	CNIEE4	CNIEE3	CNIEE2	CNIEE1	CNIEE0	0000
		31:16		_	_	_	_	_	—	-	-	-	_	-	_	_	-	—	0000
0490	CNSTATE	15:0		_	—	—		—	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

# TABLE 12-13: PORTF REGISTER MAP FOR 64-PIN DEVICES ONLY

ess										Bi	ts								
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0510	TRISE	31:16	_	—		_	_	_	_		—		_				—	_	0000
0310	TRISI	15:0	—	—	—	—	—	—	—	—	—	—	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
0520	PORTE	31:16	_	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	0000
0020	1 OIGH	15:0	-	—	—	—	—	-	—	_	—	—	RF5	RF4	RF3	—	RF1	RF0	xxxx
0530	LATE	31:16	-	—	—	—	—	-	—	_	—	—	—	_	—	—	—	—	0000
		15:0	-	—	—	—	—	-	—	_	—	_	LATF5	LATF4	LATF3	_	LATF1	LATF0	xxxx
0540	ODCE	31:16	-	—	—	—	—	-	—	_	—	—	—	_	—	—	—	—	0000
0010	0201	15:0	—	—	—	—	—	_	—	—	—	—	ODCF5	ODCF4	ODCF3	—	ODCF1	ODCF0	0000
0550	CNPUE	31:16	-	—	—	—	—	-	—	_	—	—	—	_	—	—	—	—	0000
0000		15:0	—	—	—	—	—	_	—	—	—	—	CNPUF5	CNPUF4	CNPUF3	—	CNPUF1	CNPUF0	0000
0560	CNPDF	31:16	-	—	—	—	—	-	—	_	—	_	—	_	—	_	—	_	0000
	0.11 51	15:0	-	—	—	—	—	-	—	_	—	_	CNPDF5	CNPDF4	CNPDF3	_	CNPDF1	CNPDF0	0000
0570	CNCONE	31:16	-	—	—	—	—	-	—	_	—	_	—	_	—	_	—	_	0000
00.0	0.100.11	15:0	ON	—	SIDL	—	—	-	—	_	—	_	—	_	—	_	—	_	0000
0580	CNENE	31:16	-	—	—	—	—	-	—	_	—	_	—	_	—	_	—	_	0000
0000	ONLEN	15:0	—	—	—	—	—	_	—	—	—	—	CNIEF5	CNIEF4	CNIEF3	—	CNIEF1	CNIEF0	0000
		31:16	—	—	—	—	—		—	—	—	—	—	—	—	_	—	—	0000
0590	CNSTATF	15:0	-	—	_	—	—	-	—	_	—	_	CN STATF5	CN STATF4	CN STATF3	_	CN STATF1	CN STATF0	0000

Legend: x = Unknown value on Reset; - = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

## TABLE 12-20: PORTK REGISTER MAP FOR 144-PIN DEVICES ONLY

ess		a	Bits																
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0910	TRISK	31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	—	_	—	0000
	_	15:0	—	—	—	—	—	—	—	—	TRISK7	TRISK6	TRISK5	TRISK4	TRISK3	TRISK2	TRISK1	TRISK0	00FF
0920	PORTK	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	_		RK7	RK6	RK5	RK4	RK3	RK2	RK1	RK0	xxxx
0930	I ATK	31:16	_	—	—	—	—	—	_	_	—	—	—	_	—	—	—		0000
0000	2/110	15:0	_	_		—		_	_		LATK7	LATK6	LATK5	LATK4	LATK3	LATK2	LATK1	LATK0	xxxx
0940	ODCK	31:16	_	—		—	—	—	_		—	—	—		—	—	—	—	0000
0010	ODOR	15:0	_	—		—	—	—	_		ODCK7	ODCK6	ODCK5	ODCK4	ODCK3	ODCK2	ODCK1	ODCK0	0000
0950	CNPLIK	31:16	_		—	—				—	—	—	—	—	—	—	—	—	0000
0000		15:0	—	—	—	—	—	—	_	_	CNPUK7	CNPUK6	CNPUK5	CNPUK4	CNPUK3	CNPUK2	CNPUK1	CNPUK0	0000
0960	CNPDK	31:16	—	—	—	—	—	—	_	_	—	—	—	_	—	—	—	—	0000
0300		15:0	_	—	—	—	—	—	_	_	CNPDK7	CNPDK6	CNPDK5	CNPDK4	CNPDK3	CNPDK2	CNPDK1	CNPDK0	0000
0070	CNCONK	31:16	_	—	—	—	—	—	_	_	—	—	—	_	—	—	—	—	0000
0970	CINCOUR	15:0	ON	_	SIDL	—	_	—		_	—	—	—	_	_	—	_	—	0000
0080		31:16	_	_	_	_	_	-		_	_	_		_	_	_	-	—	0000
0960	CINEINK	15:0	_	_	_	_	_	_	_	_	CNIEK7	CNIEK6	CNIEK5	CNIEK4	CNIEK3	CNIEK2	CNIEK1	CNIEK0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	—	_	—	0000
0990	CNSTATK	15:0	_	—	_	—	—	—	_	_	CN STATK7	CN STATK6	CN STATK5	CN STATK4	CN STATK3	CN STATK2	CN STATK1	CN STATK0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for Note 1: more information.

# 13.2 Timer1 Control Register

# TABLE 13-1: TIMER1 REGISTER MAP

ess	<u>-</u>									В	its								6
Virtual Addr (BF84_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	_	—	_	—	_	—	—	—	_		—	—	—	—		_	0000
0000	TICON	15:0	ON	_	SIDL	TWDIS	TWIP	_	_	_	TGATE	—	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
0010		31:16	_	-		_		-					-	-	-	_			0000
0010	TIVITY I	15:0								TMR1	<15:0>								0000
0020	DD1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	FÅI	15:0								PR1<	:15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

# REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2
   TSYNC: Timer External Clock Input Synchronization Selection bit

   When TCS = 1:
   1 = External clock input is synchronized

   0 = External clock input is not synchronized
   When TCS = 0:

   When TCS = 0:
   This bit is ignored.

   bit 1
   TCS: Timer Clock Source Select bit
- 1 = External clock from T1CKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

# PIC32MZ Embedded Connectivity (EC) Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—		—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	_
7.0	R-0, HC	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R-0
7:0	BAD1	BAD2	DMTEVENT					WINOPN

# REGISTER 15-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

Legend:	HC = Hardware Cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8	Unimplemented: Read as '0'
bit 7	BAD1: Bad STEP1<7:0> Value Detect bit
	1 = Incorrect STEP1<7:0> value was detected
	0 = Incorrect STEP1<7:0> value was not detected
bit 6	BAD2: Bad STEP2<7:0> Value Detect bit
	1 = Incorrect STEP2<7:0> value was detected
	0 = Incorrect STEP2<7:0> value was not detected
bit 5	DMTEVENT: Deadman Timer Event bit
	1 = Deadman timer event was detected (counter expired or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment)
	0 = Deadman timer even was not detected
bit 4-1	Unimplemented: Read as '0'
bit 0	WINOPN: Deadman Timer Clear Window bit
	1 = Deadman timer clear window is open
	0 = Deadman timer clear window is not open

# REGISTER 22-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character (requires reception of Sync character (0x55); cleared by hardware upon completion)
  - 0 = Baud rate measurement disabled or completed
- bit 4 RXINV: Receive Polarity Inversion bit
  - 1 = UxRX Idle state is '0'

bit 5

- 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = High-Speed mode 4x baud clock enabled
  - 0 = Standard Speed mode 16x baud clock enabled
- bit 2-1 **PDSEL<1:0>:** Parity and Data Selection bits
  - 11 = 9-bit data, no parity
  - 10 = 8-bit data, odd parity
  - 01 = 8-bit data, even parity
  - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Selection bit
  - 1 = Two Stop bits
  - 0 = One Stop bit
- Note 1: These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices (see Section 12.3 "Peripheral Pin Select (PPS)" for more information).

# REGISTER 28-3: AD1CON3: ADC1 CONTROL REGISTER 3 (CONTINUED)

- bit 5-0 ADINSEL<5:0>: ADC Input Select bits
  This binary encoded bit-field selects the ADC module input to be converted when the RQCNVRT bit is set.
  111111 = Reserved
  .
  .
  .
  .
  101101 = Reserved
  101100 = IVTEMP
  101011 = IVREF
  - 101010 = AN42
  - •
  - 000010 = AN2 000001 = AN1 000000 = AN0
- **Note 1:** These bits should be configured prior to enabling the ADC module by setting the ADCEN bit (AD1CON1<15> = 1).
  - 2: See 28.1 "ADC Configuration Requirements" for detailed ADC calibration information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN31	MSEL31<1:0>			FSEL31<4:0>				
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	FLTEN30	MSEL30<1:0>		FSEL30<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
0.61	FLTEN29	MSEL2	9<1:0>	FSEL29<4:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	FLTEN28	MSEL2	8<1:0>	FSEL28<4:0>					

#### REGISTER 29-17: CIFLTCON7: CAN FILTER CONTROL REGISTER 7

#### Legend:

L:L 04

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

DIT 31	FLIENST: Flitter 31 Enable bit
	1 = Filter is enabled

0 = Filter is disabled

#### bit 30-29 MSEL31<1:0>: Filter 31 Mask Select bits

ELTENDA: Eller OA Exclusion

- 11 = Acceptance Mask 3 selected
- 10 = Acceptance Mask 2 selected
- 01 = Acceptance Mask 1 selected
- 00 = Acceptance Mask 0 selected

#### bit 28-24 FSEL31<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

- 11110 = Message matching filter is stored in FIFO buffer 30
- ٠

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

- bit 23 FLTEN30: Filter 30Enable bit
  - 1 = Filter is enabled
  - 0 = Filter is disabled
- bit 22-21 MSEL30<1:0>: Filter 30Mask Select bits
  - 11 = Acceptance Mask 3 selected
  - 10 = Acceptance Mask 2 selected
  - 01 = Acceptance Mask 1 selected
  - 00 = Acceptance Mask 0 selected
- bit 20-16 FSEL30<4:0>: FIFO Selection bits
  - 11111 = Message matching filter is stored in FIFO buffer 31
  - 11110 = Message matching filter is stored in FIFO buffer 30

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	-	—	—	—	—	
22.16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	—	—	—	FSIZE<4:0> <sup>(1)</sup>					
15.0	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0	
10.0	—	FRESET	UINC	DONLY <sup>(1)</sup>	—	—	—	—	
7.0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	TXEN	TXABAT <sup>(2)</sup>	TXLARB <sup>(3)</sup>	TXERR <sup>(3)</sup>	TXREQ	RTREN	TXPR	<1:0>	

#### REGISTER 29-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER (n = 0 THROUGH 31)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-21 Unimplemented: Read as '0'

- bit 20-16 FSIZE<4:0>: FIFO Size bits<sup>(1)</sup>
  - 11111 = FIFO is 32 messages deep
  - •

00010 = FIFO is 3 messages deep 00001 = FIFO is 2 messages deep 00000 = FIFO is 1 message deep

#### bit 15 Unimplemented: Read as '0'

#### bit 14 FRESET: FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll if this bit is clear before taking any action

#### 0 = No effect

#### bit 13 UINC: Increment Head/Tail bit

<u>TXEN = 1:</u> (FIFO configured as a Transmit FIFO) When this bit is set the FIFO head will increment by a single message <u>TXEN = 0:</u> (FIFO configured as a Receive FIFO) When this bit is set the FIFO tail will increment by a single message

# bit 12 DONLY: Store Message Data Only bit<sup>(1)</sup>

 $\frac{TXEN = 1}{TXEN = 1}$  (FIFO configured as a Transmit FIFO) This bit is not used and has no effect.  $\frac{TXEN = 0}{TXEN = 0}$  (FIFO configured as a Receive FIFO)

- 1 = Only data bytes will be stored in the FIFO
- 0 = Full message is stored, including identifier

#### bit 11-8 Unimplemented: Read as '0'

- bit 7 **TXEN:** TX/RX Buffer Selection bit
  - 1 = FIFO is a Transmit FIFO
    - 0 = FIFO is a Receive FIFO
- **Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
  - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
  - 3: This bit is reset on any read of this register or when the FIFO is reset.

#### REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)

- bit 7 **AUTOFC:** Automatic Flow Control bit
  - 1 = Automatic Flow Control enabled
    - 0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 6-5 Unimplemented: Read as '0'

#### bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 \* PTV<15:0>/2 TX clock cycles until the bit is cleared.

**Note:** For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

**Note 1:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 7.70x7.70mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Ν	ILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			7.50
Optional Center Pad Length	T2			7.50
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.90
Contact Pad to Center Pad (X20)	G	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-2213B

# 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	<b>ILLIMETER</b>	S	
Dimension	MIN	NOM	MAX	
Number of Pins	N		124	
Pitch	eT		0.50 BSC	
Pitch (Inner to outer terminal ring)	eR	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	6.40 6.55 6.70		
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	6.40	6.55	6.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20 0.25 0.30		
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

#### 144-Lead Plastic Thin Quad Flatpack (PH)-16x16x1mm Body, 2.00 mm Footprint [TQFP]

For the most current package drawings, please see the Microchip Packaging Specification located at Note: http://www.microchip.com/packaging



DETAIL A

	N	MILLIMETERS		
Dimensior	MIN	NOM	MAX	
Number of Pins	Ν		144	
Lead Pitch	е		0.40 BSC	
Overall Height	Α	-	-	1.20
Molded PackageThickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint L1 1.0		1.00 REF		
Overall Width	D		18.00 BSC	
Overall Length	E	18.00 BSC		
Molded Body Width	D1 16.00 BSC			
Molded Body Length	E1	16.00 BSC		
Lead Thickness	С	0.09 - 0.20		
Lead Width	b	0.13	-	0.23

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-155B Sheet 2 of 2