



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | MIPS32® microAptiv™ |
| Core Size | 32-Bit Single-Core |
| Speed | 200MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 120 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 48x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-TQFP |
| Supplier Device Package | 144-TQFP (16x16) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048ech144t-i-ph |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4: **PIN NAMES FOR 124-PIN DEVICES**

A34 124-PIN VTLA (BOTTOM VIEW) A17 **B29** B13 PIC32MZ0512EC(E/F/K)124 B41 PIC32MZ1024EC(G/H/M)124 PIC32MZ1024EC(E/F/K)124 PIC32MZ2048EC(G/H/M)124 B56 A51

Α1

Polarity Indicator

A68

| Package Pin # | Full Pin Name |
|------------------|-------------------------------------|
| | |
| A1 | No Connect |
| A2 | AN23/RG15 |
| А3 | EBID5/AN17/RPE5/PMD5/RE5 |
| A4 | EBID7/AN15/PMD7/RE7 |
| A5 | AN35/ETXD0/RJ8 |
| A6 | EBIA12/AN21/RPC2/PMA12/RC2 |
| A7 | EBIOE/AN19/RPC4/PMRD/RC4 |
| A8 | EBIA4/AN13/C1INC/RPG7/SDA4/PMA4/RG7 |
| A9 | Vss |
| A10 | MCLR |
| A11 | TMS/EBIA16/AN24/RA0 |
| A12 | AN26/RPE9/RE9 |
| A13 | AN4/C1INB/RB4 |
| A14 | AN3/C2INA/RPB3/RB3 |
| A15 | VDD |
| A16 | AN2/C2INB/RPB2/RB2 |
| A17 | PGEC1/AN1/RPB1/RB1 |
| A18 | PGED1/AN0/RPB0/RB0 |
| A19 | PGED2/AN47/RPB7/RB7 |
| A20 | VREF+/CVREF+/AN28/RA10 |
| A21 | AVss |
| A22 | AN39/ETXD3/RH1 |
| A23 | EBIA7/AN49/RPB9/PMA7/RB9 |
| A24 | AN6/RB11 |
| A25 | VDD |
| A26 | TDI/EBIA18/AN30/RPF13/SCK5/RF13 |
| A27 | EBIA11/AN7/PMA11/RB12 |
| A28 | EBIA1/AN9/RPB14/SCK3/PMA1/RB14 |
| A29 | Vss |
| A30 | AN40/ERXERR/RH4 |
| A31 | AN42/ERXD2/RH6 |
| A32 | AN33/RPD15/SCK6/RD15 |
| A33 | OSC2/CLKO/RC15 |
| A34 | No Connect |

| 1 | loi | |
|---|------------------|--------------------------|
| | Package Pin # | Full Pin Name |
| | A35 | VBUS |
| | A36 | VUSB3V3 |
| | A37 | D- |
| | A38 | RPF3/USBID/RF3 |
| | A39 | EBIRDY2/RPF8/SCL3/RF8 |
| | A40 | ERXD3/RH9 |
| | A41 | EBICS0/SCL2/RA2 |
| | A42 | EBIA14/PMCS1/PMA14/RA4 |
| | A43 | Vss |
| | A44 | EBIA8/RPF5/SCL5/PMA8/RF5 |
| | A45 | RPA15/SDA1/RA15 |
| | A46 | RPD10/SCK4/RD10 |
| | A47 | ECRS/RH12 |
| | A48 | RPD0/RTCC/INT0/RD0 |
| | A49 | SOSCO/RPC14/T1CK/RC14 |
| | A50 | VDD |
| | A51 | Vss |
| | A52 | RPD1/SCK1/RD1 |
| | A53 | EBID15/RPD3/PMD15/RD3 |
| | A54 | EBID13/PMD13/RD13 |
| | A55 | EMDIO/RJ1 |
| | A56 | SQICS0/RPD4/RD4 |
| | A57 | ETXEN/RPD6/RD6 |
| | A58 | VDD |
| | A59 | EBID11/RPF0/PMD11/RF0 |
| | A60 | EBID9/RPG1/PMD9/RG1 |
| | A61 | TRCLK/SQICLK/RA6 |
| | A62 | RJ4 |
| | A63 | Vss |
| | A64 | EBID1/PMD1/RE1 |
| | A65 | TRD1/SQID1/RG12 |
| | A66 | EBID2/SQID2/PMD2/RE2 |
| | A67 | EBID4/AN18/PMD4/RE4 |
| | A68 | No Connect |

- The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select (PPS)" for restrictions.
 - Every I/O port pin (RAx-RJx) can be used as a change notification pin (CNAx-CNJx). See Section 12.0 "I/O Ports" for more information. 2:

 - The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS

| | | Pin Nu | mber | | | | |
|----------|------------------------|-----------------|-----------------|--------------------------|-------------|----------------|-----------------------------------|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP | Pin Type | Buffer Type | Description |
| | | | | | PO | RTA | |
| RA0 | _ | 17 | A11 | 22 | I/O | ST | PORTA is a bidirectional I/O port |
| RA1 | _ | 38 | B21 | 56 | I/O | ST | |
| RA2 | _ | 59 | A41 | 85 | I/O | ST | |
| RA3 | _ | 60 | B34 | 86 | I/O | ST | |
| RA4 | _ | 61 | A42 | 87 | I/O | ST | |
| RA5 | _ | 2 | B1 | 2 | I/O | ST | |
| RA6 | _ | 89 | A61 | 129 | I/O | ST | |
| RA7 | _ | 90 | B51 | 130 | I/O | ST | |
| RA9 | _ | 28 | B15 | 39 | I/O | ST | |
| RA10 | _ | 29 | A20 | 40 | I/O | ST |] |
| RA14 | _ | 66 | B37 | 95 | I/O | ST | |
| RA15 | _ | 67 | A45 | 96 | I/O | ST | |
| | | | | | PO | RTB | |
| RB0 | 16 | 25 | A18 | 36 | I/O | ST | PORTB is a bidirectional I/O port |
| RB1 | 15 | 24 | A17 | 35 | I/O | ST | |
| RB2 | 14 | 23 | A16 | 34 | I/O | ST | |
| RB3 | 13 | 22 | A14 | 31 | I/O | ST | |
| RB4 | 12 | 21 | A13 | 26 | I/O | ST | |
| RB5 | 11 | 20 | B11 | 25 | I/O | ST | |
| RB6 | 17 | 26 | B14 | 37 | I/O | ST | |
| RB7 | 18 | 27 | A19 | 38 | I/O | ST | |
| RB8 | 21 | 32 | B18 | 47 | I/O | ST | |
| RB9 | 22 | 33 | A23 | 48 | I/O | ST | |
| RB10 | 23 | 34 | B19 | 49 | I/O | ST | |
| RB11 | 24 | 35 | A24 | 50 | I/O | ST | |
| RB12 | 27 | 41 | A27 | 59 | I/O | ST | |
| RB13 | 28 | 42 | B23 | 60 | I/O | ST | |
| RB14 | 29 | 43 | A28 | 61 | I/O | ST | |
| RB15 | 30 | 44 | B24 | 62 | I/O | ST | |
| | | | | | PO | RTC | |
| RC1 | | 6 | В3 | 6 | I/O | ST | PORTC is a bidirectional I/O port |
| RC2 | | 7 | A6 | 11 | I/O | ST | |
| RC3 | | 8 | B5 | 12 | I/O | ST | |
| RC4 | | 9 | A7 | 13 | I/O | ST | |
| RC12 | 31 | 49 | B28 | 71 | I/O | ST | |
| RC13 | 47 | 72 | B41 | 105 | I/O | ST | |
| RC14 | 48 | 73 | A49 | 106 | I/O | ST | |
| RC15 | 32 | 50 | A33 | 72 | I/O | ST | |
| Lagand: | | MOS-comp | | | | | Analog input P – Power |

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input
O = Output

PPS = Peripheral Pin Select

P = Power I = Input

REGISTER 3-2: CONFIG1: CONFIGURATION REGISTER 1; CP0 REGISTER 16, SELECT 1

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24 | r-1 | R-0 | R-0 | R-1 | R-1 | R-1 | R-1 | R-0 | | | |
| 31:24 | _ | MMU Size<5:0> | | | | | | | | | |
| 22,46 | R-1 | R-0 | R-0 | R-1 | R-1 | R-0 | R-1 | R-1 | | | |
| 23:16 | IS<1 | :0> | | IL<2:0> | | | IA<2:0> | | | | |
| 45.0 | R-0 | R-0 | R-0 | R-0 | R-1 | R-1 | R-0 | R-1 | | | |
| 15:8 | | DS<2:0> | | | DA<2:1> | | | | | | |
| 7.0 | R-1 | U-0 | U-0 | R-1 | R-1 | R-0 | R-1 | R-0 | | | |
| 7:0 | DA<0> | _ | _ | PC | WR | CA | EP | FP | | | |

| Legend: | r = Reserved bit | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31 Reserved: This bit is hardwired to a '1' to indicate the presence of the Config2 register.

bit 30-25 MMU Size<5:0>: Contains the number of TLB entries minus 1

001111 = 16 TLB entries

bit 24-22 IS<2:0>: Instruction Cache Sets bits

010 = Contains 256 instruction cache sets per way

bit 21-19 IL<2:0>: Instruction-Cache Line bits

011 = Contains instruction cache line size of 16 bytes

bit 18-16 IA<2:0: Instruction-Cache Associativity bits

011 = Contains 4-way instruction cache associativity

bit 15-13 DS<2:0>: Data-Cache Sets bits

000 = Contains 64 data cache sets per way

bit 12-10 DL<2:0>: Data-Cache Line bits

011 = Contains data cache line size of 16 bytes

bit 9-7 DA<2:0>: Data-Cache Associativity bits

011 = Contains the 4-way set associativity for the data cache

bit 6-5 Unimplemented: Read as '0'

bit 4 PC: Performance Counter bit

1 = The processor core contains Performance Counters

bit 3 WR: Watch Register Presence bit

1 = No Watch registers are present

bit 2 CA: Code Compression Implemented bit

0 = No MIPS16e® present

bit 1 EP: EJTAG Present bit

1 = Core implements EJTAG

bit 0 FP: Floating Point Unit bit

0 = Floating Point Unit is not implemented

| TABLE 7-3: | INTERRUPT REGISTER MAP | (CONTINUED) |
|-------------------|--|-------------|
| IADEL I-J. | INTERNATION OF THE STATE OF THE | |

| ess (| | Φ | | | | | | | | В | its | | | | | | | | s |
|-----------------------------|---------------------------------|--------------------|-------|-------|-------|-------|---------------|-------|------|-----------|------|------|------|------|------|------|-------|--------|------------|
| Virtual Address (BF81_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 0718 | OFF118 ⁽²⁾ | 31:16 | _ | | _ | _ | | | 1 | _ | _ | - | | _ | _ | | VOFF< | 17:16> | 0000 |
| 0/18 | OFF118(-) | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 071C | OFF119 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0710 | OFFII9 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0720 | OFF120 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0720 | 011120 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0724 | OFF121 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0724 | 011121 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0728 | OFF122 | 31:16 | _ | 1 | _ | _ | _ | _ | - | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0720 | 011122 | 2Z 15:0 VOFF<15:1> | | | | | | | | | _ | 0000 | | | | | | | |
| 072C | OFF123 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0720 | .0 011123 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0730 | 30 OFF124 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0700 | 011124 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0734 | OFF125 ^(2,4) | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0701 | 011120 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0738 | OFF126 ^(2,4) | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0.00 | 0.1.120 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 073C | OFF127 ^(2,4,8) | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0.00 | 011121 | 15:0 | | | 1 | ı | | | | VOFF<15:1 | > | | | I | ı | | 1 | _ | 0000 |
| 0740 | OFF128 | 31:16 | _ | | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 07.10 | 011120 | 15:0 | | | • | ı | | | | VOFF<15:1 | > | | | I | I | | ı | _ | 0000 |
| 0744 | OFF129 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | 1 | 1 | | | | VOFF<15:1 | | | | 1 | 1 | | 1 | _ | 0000 |
| 0748 | OFF130 | 31:16 | _ | | _ | _ | _ | _ | | _ | | | | _ | _ | | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | 1 | 1 | | | | VOFF<15:1 | > | | | | 1 | | 1 | _ | 0000 |
| 074C | OFF131 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | 1 | _ | 0000 |
| 0750 | OFF132 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | | | (a) Desetuali | | | VOFF<15:1 | > | | | | | | | _ | 0000 |

Connectivity

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

- All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Note 1: Registers" for more information.
 - This bit or register is not available on 64-pin devices.
 - This bit or register is not available on devices without a CAN module. This bit or register is not available on 100-pin devices. 3:
 - 4:
 - Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 5: 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
 - 7: This bit or register is not available on devices without a Crypto module.
 - This bit or register is not available on 124-pin devices.

| TABLE 7-3: | INTERRUPT REGISTER | MAP (CONTINUED) |
|-------------------|--------------------|-----------------|
| | | |

| ess (| | Φ. | | | | | | | | В | its | | | | | | | | s |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|--------------|------|-----------|------|------|------|------|------|------|--------|--------|------------|
| Virtual Address (BF81_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 0754 | OFF133 | 31:16 | _ | _ | _ | _ | - | _ | - | _ | _ | _ | _ | _ | _ | _ | VOFF<1 | 17:16> | 0000 |
| 0754 | OFF 133 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0758 | OFF134 | 31:16 | _ | _ | _ | _ | - | _ | - | _ | _ | _ | _ | _ | _ | _ | VOFF<1 | 17:16> | 0000 |
| 0730 | 011134 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 075C | OFF135 | 31:16 | | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0730 | 011100 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0760 | OFF136 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0700 | 011130 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 0764 | OFF137 | 31:16 | | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0704 | 011107 | 15:0 | | 1 | | | | | | VOFF<15:1 | > | | | | | | , | _ | 0000 |
| 0768 | OFF138 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 07 00 | 011100 | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | | _ | 0000 |
| 076C | OFF139 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| 0.00 | | 15:0 | | | 1 | ı | | | | VOFF<15:1 | > | I | 1 | | I | | 1 | _ | 0000 |
| 0770 | OFF140 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | 1 | | | | | VOFF<15:1 | > | | | 1 | 1 | 1 | 1 | _ | 0000 |
| 0774 | OFF141 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | 17:16> | 0000 |
| | | 15:0 | | | 1 | ı | | | | VOFF<15:1 | > | I | 1 | | I | | 1 | _ | 0000 |
| 0778 | OFF142 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | | 0000 |
| | | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | 1 | _ | 0000 |
| 077C | OFF143 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | | 0000 |
| | | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | 1 | _ | 0000 |
| 0780 | OFF144 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF<1 | | 0000 |
| | | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | 1 | _ | 0000 |
| 0784 | OFF145 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | | 0000 |
| - | | 15:0 | | | 1 | | | | | VOFF<15:1 | > | | | | | | 1 | _ | 0000 |
| 0788 | OFF146 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | | 0000 |
| | | 15:0 | | | | | | | | VOFF<15:1 | > | | | | | | _ | _ | 0000 |
| 078C | OFF147 | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | VOFF< | | 0000 |
| Logon | | 15:0 | | | | | | oo oro chown | | VOFF<15:1 | > | | | | | | | _ | 0000 |

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

 - This bit or register is not available on 64-pin devices.

 This bit or register is not available on devices without a CAN module.
 - This bit or register is not available on 100-pin devices.
 - 5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
 - This bit or register is not available on devices without a Crypto module. 7:
 - This bit or register is not available on 124-pin devices.

REGISTER 8-4: REFOXCON: REFERENCE OSCILLATOR CONTROL REGISTER (x = 1-4)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|---------------------|-------------------|----------------------|-----------------------|--|--|--|--|--|--|
| 31:24 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| 31.24 | _ | RODIV<14:8> | | | | | | | | | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| 23.10 | RODIV<7:0> | | | | | | | | | | | | | |
| 45.0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0, HC | R-0, HS, HC | | | | | | |
| 15:8 | ON ⁽¹⁾ | - | SIDL | OE | RSLP ⁽²⁾ | - | DIVSWEN | ACTIVE ⁽¹⁾ | | | | | | |
| 7.0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| 7:0 | | | | | | ROSEL | <3:0> ⁽³⁾ | | | | | | | |

Legend:HC = Hardware ClearableHS = Hardware SettableR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-16 RODIV<14:0> Reference Clock Divider bits

The value selects the reference clock divider bits (see Figure 8-1 for details). A value of '0' selects no divider.

bit 15 **ON:** Output Enable bit⁽¹⁾

1 = Reference Oscillator Module enabled

0 = Reference Oscillator Module disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Peripheral Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on REFCLKOx pin

0 = Reference clock is not driven out on REFCLKOx pin

bit 11 RSLP: Reference Oscillator Module Run in Sleep bit⁽²⁾

1 = Reference Oscillator Module output continues to run in Sleep

0 = Reference Oscillator Module output is disabled in Sleep

bit 10 Unimplemented: Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress

0 = Divider switch is complete

bit 8 **ACTIVE:** Reference Clock Request Status bit⁽¹⁾

1 = Reference clock request is active

0 = Reference clock request is not active

bit 7-4 Unimplemented: Read as '0'

bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits⁽³⁾

1111 = Reserved

:

1001 = BFRC

1000 = REFCLKIx

0111 = System PLL output

0110 = Reserved

0101 = Sosc

0100 = LPRC

0011 = FRC

0010 = Posc


0001 = PBCLK1

0000 = SYSCLK

Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.

2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.

3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.



PIC32MZ Embedded

Connectivity (EC) Family

REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | 1 | | | | | | _ | |
| 22:40 | R-0, HS | R-0, HS | R-0, HS |
| 23:16 | EP7TXIF | EP6TXIF | EP5TXIF | EP4TXIF | EP3TXIF | EP2TXIF | EP1TXIF | EP0IF |
| | R/W-0 | R/W-0 | R/W-1 | R-0, HS | R-0 | R/W-0 | R-0, HC | R/W-0 |
| 15:8 | ISOUPD | SOFTCONN | HSEN | HSMODE | RESET | RESUME | SUSPMODE | SUSPEN |
| | _ | _ | | | | | | |
| | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | | | | | FUNC<6:0> | | | |
| | | _ | | | _ | _ | _ | _ |

Legend:HS = Hardware SettableHC = Hardware ClearableR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-17 EP7TXIF: Endpoint 'n' TX Interrupt Flag bit

1 = Endpoint has a transmit interrupt to be serviced

0 = No interrupt event

bit 16 **EP0IF:** Endpoint 0 Interrupt bit

1 = Endpoint 0 has an interrupt to be serviced

0 = No interrupt event

All EPxTX and EP0 bits are cleared when the byte is read. Therefore, these bits must be read independently from the remaining bits in this register to avoid accidental clearing.

bit 15 **ISOUPD:** ISO Update bit (*Device mode only; unimplemented in Host mode*)

1 = USB module will wait for a SOF token from the time TXPKTRDY is set before sending the packet

0 = No change in behavior

This bit only affects endpoints performing isochronous transfers when in *Device mode*. This bit is unimplemented in *Host mode*.

bit 14 SOFTCONN: Soft Connect/Disconnect Feature Selection bit

1 = The USB D+/D- lines are enabled and active

0 = The USB D+/D- lines are disabled and are tri-stated

This bit is only available in Device mode.

bit 13 HSEN: Hi-Speed Enable bit

1 = The USB module will negotiate for Hi-Speed mode when the device is reset by the hub

0 = Module only operates in Full-Speed mode

bit 12 HSMODE: Hi-Speed Mode Status bit

1 = Hi-Speed mode successfully negotiated during USB reset

0 = Module is not in Hi-Speed mode

In *Device mode*, this bit becomes valid when a USB reset completes. In *Host mode*, it becomes valid when the RESET bit is cleared.

bit 11 RESET: Module Reset Status bit

1 = Reset signaling is present on the bus

0 = Normal module operation

In Device mode, this bit is read-only. In Host mode, this bit is read/write.

REGISTER 11-16: USBINFO: USB INFORMATION REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
| 31:24 | | | | VPLE | N<7:0> | | | |
| 22.46 | R/W-0 | R/W-1 | R/W-0 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
| 23:16 | | WTCO | N<3:0> | | | WTID | <3:0> | |
| 15:8 | R-1 | R-0 | R-0 | R-0 | R-1 | R-1 | R-0 | R-0 |
| 15.6 | | DMACHA | NS<3:0> | | | RAMBIT | ΓS<3:0> | |
| 7.0 | R-0 | R-1 | R-1 | R-1 | R-0 | R-1 | R-1 | R-1 |
| 7:0 | | RXENDF | PTS<3:0> | | | TXENDP | PTS<3:0> | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 VPLEN<7:0>: VBUS pulsing charge length bits

Sets the duration of the V_{BUS} pulsing charge in units of 546.1 µs. (The default setting corresponds to 32.77 ms.)

bit 23-20 WTCON<3:0>: Connect/Disconnect filter control bits

Sets the wait to be applied to allow for the connect/disconnect filter in units of 533.3 ns. The default setting corresponds to 2.667 µs.

bit 19-6 WTID<3:0>: ID delay valid control bits

Sets the delay to be applied from IDPULLUP being asserted to IDDIG being considered valid in units of 4.369ms. The default setting corresponds to 52.43ms.

bit 15-12 DMACHANS<3:0>: DMA Channels bits

These read-only bits provide the number of DMA channels in the USB module. For the PIC32MZ EC family, this number is 8.

bit 11-8 RAMBITS<3:0>: RAM address bus width bits

These read-only bits provide the width of the RAM address bus. For the PIC32MZ EC family, this number is 12.

bit 7-4 RXENDPTS<3:0>: Included RX Endpoints bits

This read-only register gives the number of RX endpoints in the design. For the PIC32MZ EC family, this number is 7.

bit 3-0 TXENDPTS<3:0>: Included TX Endpoints bits

These read-only bits provide the number of TX endpoints in the design. For the PIC32MZ EC family, this number is 7.

TABLE 12-22: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

| SS | | | | | | | | | | В | its | | | | | | | | |
|-----------------------------|-----------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|-------|---------|------|------------|
| Virtual Address (BF80_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 15B4 | RPC13R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1364 | RPC 13R | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPC13 | R<3:0> | | 0000 |
| 15B8 | RPC14R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1300 | KPC14K | 15:0 | I | _ | _ | _ | _ | _ | _ | _ | I | _ | _ | _ | | RPC14 | R<3:0> | | 0000 |
| 15C0 | RPD0R | 31:16 | I | | _ | - | _ | _ | _ | - | I | - | | _ | _ | I | _ | _ | 0000 |
| 1500 | RPDUR | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPD0 | R<3:0> | | 0000 |
| 15C4 | RPD1R | 31:16 | _ | _ | _ | _ | _ | _ | _ | | - | _ | _ | _ | _ | - | _ | _ | 0000 |
| 1504 | KPDIK | 15:0 | I | | _ | - | _ | _ | _ | - | I | - | | _ | | RPD1 | R<3:0> | | 0000 |
| 15C8 | RPD2R | 31:16 | I | | _ | - | _ | _ | _ | - | I | - | | _ | _ | I | _ | _ | 0000 |
| 1500 | KPD2K | 15:0 | 1 | _ | _ | _ | _ | _ | | | - | _ | _ | _ | | RPD2 | R<3:0> | | 0000 |
| 15CC | RPD3R | 31:16 | I | | _ | - | _ | _ | _ | - | I | - | | _ | _ | I | _ | _ | 0000 |
| 1300 | KPDSK | 15:0 | _ | _ | _ | _ | _ | _ | _ | - | _ | _ | _ | _ | | RPD3 | R<3:0> | | 0000 |
| 15D0 | RPD4R | 31:16 | _ | _ | _ | _ | _ | _ | _ | | - | _ | _ | _ | _ | - | _ | _ | 0000 |
| 1300 | KPD4K | 15:0 | 1 | _ | _ | | _ | _ | | | 1 | | _ | _ | | RPD4 | R<3:0> | | 0000 |
| 15D4 | RPD5R | 31:16 | I | | _ | - | _ | _ | _ | - | I | - | | _ | _ | I | _ | _ | 0000 |
| 1504 | KPD5K | 15:0 | _ | _ | _ | _ | _ | _ | _ | | - | _ | _ | _ | | RPD5 | R<3:0> | | 0000 |
| 15D8 | RPD6R ⁽²⁾ | 31:16 | 1 | _ | _ | | _ | _ | | | 1 | | _ | _ | _ | 1 | _ | | 0000 |
| סטפו | KPD6K*/ | 15:0 | I | | _ | - | _ | _ | _ | - | I | - | | _ | | RPD6 | R<3:0> | | 0000 |
| 15DC | RPD7R ⁽²⁾ | 31:16 | I | _ | _ | _ | _ | _ | _ | _ | I | _ | _ | _ | _ | | _ | _ | 0000 |
| ISDC | KPD/K·/ | 15:0 | 1 | _ | _ | | _ | _ | | | 1 | | _ | _ | | RPD7 | R<3:0> | | 0000 |
| 15E4 | RPD9R | 31:16 | _ | _ | _ | _ | _ | _ | _ | - | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1364 | KPD9K | 15:0 | I | _ | _ | _ | _ | _ | _ | _ | I | _ | _ | _ | | RPD9 | R<3:0> | | 0000 |
| 15E8 | RPD10R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1350 | KPDIOK | 15:0 | I | | _ | - | _ | _ | _ | - | I | - | | _ | | RPD10 | R<3:0> | | 0000 |
| 15EC | RPD11R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1320 | KIDIIK | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPD11 | R<3:0> | | 0000 |
| 15F0 | RPD12R ⁽¹⁾ | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 131 0 | KFD12K*/ | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPD12 | :R<3:0> | | 0000 |
| 15F8 | RPD14R ⁽¹⁾ | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1310 | KFD14K· / | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPD14 | R<3:0> | | 0000 |
| 15FC | RPD15R ⁽¹⁾ | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 151 0 | יאטוטריי | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | RPD15 | R<3:0> | | 0000 |
| 160C | RPE3R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1000 | IVI- FOL | 15:0 | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | | RPE3I | R<3:0> | | 0000 |
| 1614 | RPE5R | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 1014 | INF LOIN | 15:0 | I | | _ | - | _ | _ | _ | - | I | - | | _ | | RPE5 | R<3:0> | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on 64-pin and 100-pin devices.

REGISTER 20-10: SQI1TXDATA: SQI TRANSMIT DATA BUFFER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.04 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 31:24 | | | | TXDATA< | :31:24> | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 23:16 | | | | TXDATA< | :23:16> | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | | | | TXDATA | <15:8> | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | | | | TXDATA | <7:0> | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 TXDATA<31:0>: Transmit Command Data bits

Data is loaded into this register before being transmitted. Just prior to the beginning of a data transfer, the data in TXDATA is loaded into the shift register (SFDR).

Multiple writes to TXDATA can occur even while a transfer is already in progress. There can be a maximum of eight commands that can be queued.

REGISTER 20-11: SQI1RXDATA: SQI RECEIVE DATA BUFFER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 31:24 | | | | RXDATA< | <31:24> | | | |
| 22,16 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 23:16 | | | | RXDATA< | <23:16> | | | |
| 45.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 15:8 | | | | RXDATA | <15:8> | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
| 7:0 | | | | RXDATA | N<7:0> | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 RXDATA<31:0>: Receive Data Buffer bits

At the end of a data transfer, the data in the shift register is loaded into the RXDATA register. This register works like a FIFO. The depth of the receive buffer is eight words. These bits indicate the starting write block address for an erase operation.

REGISTER 24-2: EBIMSKx: EXTERNAL BUS INTERFACE ADDRESS MASK REGISTER ('x' = 0-3)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-----------------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 31:24 | _ | _ | _ | _ | _ | _ | _ | _ | | |
| 22.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | | | |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 15:8 | _ | _ | _ | _ | _ | F | REGSEL<2:0: | > | | |
| 7.0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 7:0 | M | IEMTYPE<2:0 |)> | MEMSIZE<4:0> ⁽¹⁾ | | | | | | |

```
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown
```

```
bit 31-11 Unimplemented: Read as '0'
bit 10-8 REGSEL<2:0>: Timing Register Set for Chip Select 'x' bits
         111 = Reserved
         011 = Reserved
         010 = Use EBISMT2
         001 = Use EBISMT1
         000 = Use EBISMT0
bit 7-5
         MEMTYPE<2:0>: Select Memory Type for Chip Select 'x' bits
         111 = Reserved
         011 = Reserved
         010 = NOR-Flash
         001 = SRAM
         000 = Reserved
         MEMSIZE<4:0>: Select Memory Size for Chip Select 'x' bits(1)
bit 4-0
         11111 = Reserved
         01010 = Reserved
         01001 = 16 MB
         01000 = 8 MB
         00111 = 4 MB
         00110 = 2 MB
         00101 = 1 MB
         00100 = 512 \text{ KB}
         00011 = 256 KB
         00010 = 128 \text{ KB}
         00001 = 64 KB (smaller memories alias within this range)
         00000 = Chip Select is not used
```

Note 1: The specified value for these bits depends on the number of available address lines. Refer to the specific device pin table (Table 2 through Table 5) for the available address lines.

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

| SS | | | | | - | | | | | Bits | | | | | | | | | |
|-----------------------------|--------------------|-----------|-------|-------------------------------|-------|-------|-------|-------|--------|------------------|-----------|------|------|------|------|------|------|------|------------|
| Virtual Address (BF84_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| | AD1DATA19 | 31:16 | | | | | | | ADC Ou | tput Register 1 | 9 <31:16> | | | | | | | | 0000 |
| B104 | ADIDAIAIS | 15:0 | | | | | | | | utput Register | | | | | | | | | 0000 |
| R108 | AD1DATA20 | 31:16 | | | | | | | ADC Ou | tput Register 2 | 0 <31:16> | | | | | | | | 0000 |
| D100 | ADTDATAZO | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B10C | AD1DATA21 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| 5100 | 7.0 107(17)21 | 15:0 | | | | | | | | utput Register 2 | | | | | | | | | 0000 |
| B110 | AD1DATA22 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| 5.110 | / D I D / II / IZZ | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B114 | AD1DATA23 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| D.1.1 | 7.0 107117120 | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B118 | AD1DATA24 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| DITO | ADIDAIAZ | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B11C | AD1DATA25 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| DITO | AD IDAIA23 | 15:0 | | | | | | | | utput Register 2 | | | | | | | | | 0000 |
| R120 | AD1DATA26 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| D120 | 7.0 107117120 | 15:0 | | | | | | | ADC O | utput Register | 26<15:0> | | | | | | | | 0000 |
| B124 | AD1DATA27 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| D124 | ADIDAIAZI | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| R128 | AD1DATA28 | 31:16 | | | | | | | ADC Ou | tput Register 2 | 8 <31:16> | | | | | | | | 0000 |
| D120 | ADTDATAZO | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B12C | AD1DATA29 | 31:16 | | | | | | | | tput Register 2 | | | | | | | | | 0000 |
| 5120 | 7.0 107117120 | 15:0 | | | | | | | | utput Register 2 | | | | | | | | | 0000 |
| B130 | AD1DATA30 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| D100 | 712 127117100 | 15:0 | | | | | | | | utput Register: | | | | | | | | | 0000 |
| B134 | AD1DATA31 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| D101 | 7.0107(17.01 | 15:0 | | | | | | | | utput Register 3 | | | | | | | | | 0000 |
| B138 | AD1DATA32 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| 2.00 | 7.15 7.57 1.7.102 | 15:0 | | | | | | | | utput Register 3 | | | | | | | | | 0000 |
| B13C | AD1DATA33 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| D100 | 712 127117100 | 15:0 | | | | | | | | utput Register 3 | | | | | | | | | 0000 |
| B140 | AD1DATA34 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| D140 | 7.0107(17.01 | 15:0 | | | | | | | | utput Register 3 | | | | | | | | | 0000 |
| R144 | AD1DATA35 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| 3144 | | 15:0 | | 1 0 | | | | | | | | | 0000 | | | | | | |
| B148 | AD1DATA36 | 31:16 | | | | | | | | | | | | | | | | | 0000 |
| 5,70 | | 15:0 | | | | | | | | utput Register 3 | | | | | | | | | 0000 |
| B14C | AD1DATA37 | 31:16 | | | | | | | | tput Register 3 | | | | | | | | | 0000 |
| 5170 | AD IDAIAOI | 15:0 | | ADC Output Register 37 <15:0> | | | | | | | | | 0000 | | | | | | |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 29-18: CIRXFn: CAN ACCEPTANCE FILTER N REGISTER 7 (n = 0 THROUGH 31)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| 31.24 | | | | SID< | 10:3> | | | |
| 23:16 | R/W-x | R/W-x | R/W-x | U-0 | R/W-0 | U-0 | R/W-x | R/W-x |
| 23.10 | | SID<2:0> | | _ | EXID | - | EID<1 | 7:16> |
| 15:8 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| 15.6 | | | | EID< | 15:8> | | | |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| 7:0 | | | | EID< | :7:0> | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

1 = Message address bit SIDx must be '1' to match filter

0 = Message address bit SIDx must be '0' to match filter

bit 20 **Unimplemented:** Read as '0'

bit 19 EXID: Extended Identifier Enable bits

 ${\tt 1} = {\tt Match\ only\ messages\ with\ extended\ identifier\ addresses}$

0 = Match only messages with standard identifier addresses

bit 18 Unimplemented: Read as '0'

bit 17-0 **EID<17:0>:** Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

Note: This register can only be modified when the filter is disabled (FLTENn = 0).

REGISTER 30-19: ETHMCOLFRM: ETHERNET CONTROLLER MULTIPLE COLLISION FRAMES STATISTICS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | _ | _ | _ | _ | _ | _ | _ | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | _ | _ | _ | _ | - | _ |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 13.6 | | | | MCOLFRMO | NT<15:8> | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7.0 | | | | MCOLFRM | CNT<7:0> | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MCOLFRMCNT<15:0>: Multiple Collision Frame Count bits

Increment count for frames that were successfully transmitted after there was more than one collision.

Note 1: This register is only used for TX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
- **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 30-38: EMAC1SA1: ETHERNET CONTROLLER MAC STATION ADDRESS 1 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | _ | _ | _ | _ | _ | _ | | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | _ | _ | _ | _ | _ | _ |
| 15:8 | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P |
| 15.6 | | | | STNADD | R4<7:0> | | | |
| 7:0 | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P | R/W-P |
| 7.0 | | | | STNADD | R3<7:0> | | | |

 Legend:
 P = Programmable bit

 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 STNADDR4<7:0>: Station Address Octet 4 bits

These bits hold the fourth transmitted octet of the station address.

bit 7-0 STNADDR3<7:0>: Station Address Octet 3 bits

These bits hold the third transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

REGISTER 31-2: CMSTAT: COMPARATOR STATUS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | - | 1 | - | - | 1 | - | - | _ |
| 22,46 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | I | 1 | 1 | 1 | 1 | I | 1 | _ |
| 15:8 | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15.6 | _ | - | SIDL | _ | | _ | _ | _ |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 | R-0 |
| 7.0 | _ | - | _ | - | - | _ | C2OUT | C1OUT |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

bit 12-2 Unimplemented: Read as '0'

bit 1 **C2OUT:** Comparator Output bit

1 = Output of Comparator 2 is a '1' 0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1'

0 = Output of Comparator 1 is a '0'

TABLE 37-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

| DC CHARACTI | ERISTICS | | (unless of | Operating Conditions: 2.3V to 3.6V therwise stated) temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|-------------------|------------------------|---------------|------------|---|--|--|--|--|--|--|
| Parameter No. | Typical ⁽²⁾ | Maximum | Units | Conditions | | | | | | |
| Idle Current (III | DLE): Core Of | f, Clock on B | ase Curren | nt (Note 1) | | | | | | |
| DC30a | 7 | 22 | mA | 4 MHz (Note 3) | | | | | | |
| DC31a | 8 | 24 | mA | 10 MHz | | | | | | |
| DC32a | 13 | 32 | mA | 60 MHz (Note 3) | | | | | | |
| DC33a | 21 | 42 | mA | 130 MHz (Note 3) | | | | | | |
| DC34 | 26 | 48 | mA | 180 MHz (Note 3) | | | | | | |
| DC35 | 28 | 52 | mA | 200 MHz | | | | | | |

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled (USBPMD = 1), Vusb3v3 is connected to Vss, PBCLKx divisor = 1:128 ('x' ≠ 7)
- CPU is in Idle mode (CPU core Halted)
- L1 Cache and Prefetch modules are disabled
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.

FIGURE 37-20: CANX MODULE I/O TIMING CHARACTERISTICS




TABLE 37-37: CANX MODULE I/O TIMING REQUIREMENTS

| AC CHAR | ACTERISTI | cs | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial | | | | | | |
|--------------|---|-------------------------------|--|---|---|----|--------------------|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min. Typ. ⁽²⁾ Max. Units Conditions | | | | | | |
| CA10 | TioF | Port Output Fall Time | _ | _ | _ | ns | See parameter DO32 | | |
| CA11 | TioR | Port Output Rise Time | _ | _ | _ | ns | See parameter DO31 | | |
| CA20 | 20 Tcwf Pulse Width to Trigger CAN Wake-up Filter | | 700 | _ | _ | ns | _ | | |

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE A-10: PERIPHERAL DIFFERENCES (CONTINUED)

| PIC32MX5XX/6XX/7XX Feature | PIC32MZ Feature |
|---|--|
| Ethernet | |
| | On PIC32MZ devices, the input clock divider for the Ethernet module has expanded options to accommodate the faster peripheral bus clock. |
| CLKSEL<3:0> (EMAC1MCFG<5:2>) 1000 = SYSCLK divided by 40 0111 = SYSCLK divided by 28 0110 = SYSCLK divided by 20 0101 = SYSCLK divided by 14 0100 = SYSCLK divided by 10 0011 = SYSCLK divided by 8 0010 = SYSCLK divided by 6 000x = SYSCLK divided by 4 | CLKSEL<3:0> (EMAC1MCFG<5:2>) 1010 = PBCLK5 divided by 50 1001 = PBCLK5 divided by 48 1000 = PBCLK5 divided by 40 0111 = PBCLK5 divided by 28 0110 = PBCLK5 divided by 20 0101 = PBCLK5 divided by 14 0100 = PBCLK5 divided by 10 0011 = PBCLK5 divided by 10 0011 = PBCLK5 divided by 8 0010 = PBCLK5 divided by 6 000x = PBCLK5 divided by 4 |
| Comparator/Comparator Voltage Reference | |
| On PIC32MX devices, it was possible to select the VREF+ pin as the output to the CVREFOUT pin. | On PIC32MZ devices, the CVREFOUT pin must come from the resistor network. |
| VREFSEL (CVRCON<10>) 1 = CVREF = VREF+ 0 = CVREF is generated by the resistor network | This bit is not available. |
| On PIC32MX devices, the internal voltage reference (IVREF) could be chosen by the BGSEL<1:0> bits. | On PIC32MZ devices, IVREF is fixed and cannot be changed. |
| BGSEL<1:0> (CVRCON<9:8>) 11 = IVREF = VREF+ 10 = Reserved 01 = IVREF = 0.6V (nominal, default) 00 = IVREF = 1.2V (nominal) | These bits are not available. |
| Change Notification | |
| On PIC32MX devices, Change Notification is controlled by the CNCON, CNEN, and CNPUE registers. | On PIC32MZ devices, Change Notification functionality has been relocated into each I/O port and is controlled by the CNPUx, CNPDx, CNCONx, CNENx, and CNSTATx registers. |
| System Bus | |
| On PIC32MX devices, the System Bus registers can be used to configure RAM memory for data and program memory partitions, cacheability of Flash memory, and RAM Wait states. These registers are: BMXCON, BMXDKPBA, BMXDUDBA, BMXDUPBA, BMXPUPBA, BMXDUPBA, BMXPFMSZ, and BMXBOOTSZ. | On PIC32MZ devices, a new System Bus is utilized that supports using RAM memory for program or data without the need for special configuration. Therefore, no special registers are associated with the System Bus to configure these features. |
| On PIC32MX devices, various arbitration modes are used as initiators on the System Bus. These modes can be selected by the BMXARB<2:0> (BMXCON<2:0>) bits. | On PIC32MZ devices, a new arbitration scheme has been implemented on the System Bus. All initiators use the Least Recently Serviced (LRS) scheme, with the exception of the DMA, CPU, and the Flash Controller. |
| | The Flash Controller always has High priority over LRS initiators. |
| | The DMA and CPU (when servicing an interrupt) can be selected to have LRS or High priority using the DMAPRI (CFGCON<25>) and CPUPRI (CFGCON<24>) bits. |