



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	98
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EPROM Size	-
RAM Size	512K x 8
/oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 40x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048ecm124t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
EBIA0	_	44	B24	30	0	_	External Bus Interface Address Bus
EBIA1	_	43	A28	51	0	_	7
EBIA2		16	В9	21	0	_	7
EBIA3	_	12	В7	52	0	_	
EBIA4	_	11	A8	68	0	_	
EBIA5	_	2	B1	2	0	_	
EBIA6		6	В3	6	0	_	
EBIA7		33	A23	48	0	_	
EBIA8		65	A44	91	0	_	
EBIA9	_	64	B36	90	0	_	1
EBIA10	_	32	B18	47	0	_	1
EBIA11	_	41	A27	29	0	_	1
EBIA12	_	7	A6	11	0	_	1
EBIA13	_	34	B19	28	0	_	1
EBIA14	_	61	A42	87	0	_	-
EBIA15	_	68	B38	97	0	_	-
EBIA16	_	17	A11	19	0	_	-
EBIA17	_	40	B22	53	0	_	-
EBIA18	_	39	A26	92	0	_	-
EBIA19	_	38	B21	93	0	_	1
EBIA20	_	_	_	94	0	_	1
EBIA21		_	_	126	0	_	1
EBIA22	_	_	_	117	0	_	-
EBIA23	_	_	_	103	0	_	-
EBID0	_	91	B52	135	I/O	ST	External Bus Interface Data I/O Bus
EBID1	_	94	A64	138	I/O	ST	- Existral Bus interface Buta in Bus
EBID2	_	98	A66	142	I/O	ST	-
EBID3	_	99	B56	143	I/O	ST	-
EBID4	_	100	A67	144	I/O	ST	-
EBID5		3	A3	3	I/O	ST	1
EBID6	_	4	B2	4	I/O	ST	-
EBID7		5	A4	5	I/O	ST	1
EBID8		88	B50	128	I/O	ST	1
EBID9	_	87	A60	127	I/O	ST	1
EBID10		86	B49	125	I/O	ST	1
EBID11		85	A59	124	I/O	ST	1
EBID12		79	B43	112	I/O	ST	1
EBID13		80	A54	113	I/O	ST	1
EBID14		77	B42	110	I/O	ST	1
EBID15		78	A53	111	I/O	ST	1
EBIBS0		- TO	7.00	9	0	— —	External Bus Interface Byte Select
EBIBS1				10	0		External Bus interface Byte Select
EBICS0		59	— A41	131	0		External Bus Interface Chip Select
EBICS1				132	0	_	Literial Dus interiace Only Select
EBICS2	_			133	0	_	1
	_		_				-
EBICS3		_		134	0	Analog –	Angles input D – Dower

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input
O = Output
PPS = Peripheral Pin Select

P = Power I = Input

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_			_	_	_	_	_
22,16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	1	1	1		_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC
7:0	_	_	_	_	_	_	_	SWRST ^(1,2)

Legend: HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 **SWRST:** Software Reset Trigger bit^(1,2)

1 = Enable software Reset event

0 = No effect

Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to **Section**42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

2: Once this bit is set, any read of the RSWRST register will cause a reset to occur.

REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER (CONTINUED)

```
bit 15-12 PRI3SS<3:0>: Interrupt with Priority Level 3 Shadow Set bits(1)
          1xxx = Reserved (by default, an interrupt with a priority level of 3 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 3 uses Shadow Set 7
          0110 = Interrupt with a priority level of 3 uses Shadow Set 6
          0001 = Interrupt with a priority level of 3 uses Shadow Set 1
          0000 = Interrupt with a priority level of 3 uses Shadow Set 0
bit 11-8 PRI2SS<3:0>: Interrupt with Priority Level 2 Shadow Set bits<sup>(1)</sup>
          1xxx = Reserved (by default, an interrupt with a priority level of 2 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 2 uses Shadow Set 7
           0110 = Interrupt with a priority level of 2 uses Shadow Set 6
          0001 = Interrupt with a priority level of 2 uses Shadow Set 1
          0000 = Interrupt with a priority level of 2 uses Shadow Set 0
          PRI1SS<3:0>: Interrupt with Priority Level 1 Shadow Set bits<sup>(1)</sup>
bit 7-4
          1xxx = Reserved (by default, an interrupt with a priority level of 1 uses Shadow Set 0)
          0111 = Interrupt with a priority level of 1 uses Shadow Set 7
          0110 = Interrupt with a priority level of 1 uses Shadow Set 6
          0001 = Interrupt with a priority level of 1 uses Shadow Set 1
          0000 = Interrupt with a priority level of 1 uses Shadow Set 0
bit 3-1
          Unimplemented: Read as '0'
bit 0
          SS0: Single Vector Shadow Register Set bit
           1 = Single vector is presented with a shadow set
           0 = Single vector is not presented with a shadow set
```

Note 1: These bits are ignored if the MVEC bit (INTCON<12>) = 0.

TAB	LE 10-3:	D	MA CHANNEL () THROUGH	CHANNEL	7 REGIST	ER MAP	(CONTINU	ED)

ess		4								Bit	s								•
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1390	DCH4SSA	31:16 15:0								CHSSA	<31:0>						•		0000
13A0	DCH4DSA	31:16 15:0								CHDSA	<31:0>								0000
13B0	DCH4SSIZ	31:16 15:0	_		_	_	_		_	- CHSSIZ		_		_		_	_	_	0000
13C0	DCH4DSIZ	31:16 15:0	_	_	_	_	_	_	_	— CHDSIZ	_	_	_	_	_	_	_	_	0000
13D0	DCH4SPTR	31:16	-	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
13E0	DCH4DPTR	15:0 31:16	_	_	_	_	_	_	_	CHSPTR	_	_	_	_	_	_	_	_	0000
	DCH4CSIZ	15:0 31:16	-	_	_	-	_	_	_	CHDPTR	_	_	_	_	_	_	_	_	0000
	DCH4CPTR	15:0 31:16	_	_	_	_	_	_	_	CHCSIZ	_	_	_	_	_	_	_	_	0000
		15:0 31:16	_	_	_	_	_	_	_	CHCPTR	<15:0> —	_	_	_	_	_	_	_	0000
1410	DCH4DAT	15:0 31:16	'		<u>'</u>	CHPIG	N-7:0>		•	CHPDAT	<15:0>		_	_	_	_			0000
1420	DCH5CON	15:0	CHBUSY	_	CHPIGNEN	—	CHPATLEN	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	0000
1430	DCH5ECON	31:16 15:0	_	_	_	— CHSIR	— Q<7:0>	_	_	_	CFORCE	CABORT	PATEN	CHAIR SIRQEN	AIRQEN	_	_	_	00FF FF00
1440	DCH5INT	31:16 15:0	_ _		_ _	_			_	1	CHSDIE CHSDIF	CHSHIE CHSHIF	CHDDIE CHDDIF	CHDHIE CHDHIF	CHBCIE CHBCIF	CHCCIE	CHTAIE CHTAIF	CHERIE CHERIF	0000
1450	DCH5SSA	31:16 15:0								CHSSA	<31:0>								0000
1460	DCH5DSA	31:16 15:0								CHDSA	<31:0>								0000
1470	DCH5SSIZ	31:16 15:0	-	_	_	_	_	_	_	— CHSSIZ		_	_	_	_	_	_	_	0000
1480	DCH5DSIZ	31:16 15:0	_	_	_	_	_	_	_	— CHDSIZ	_	_	_	_	_	_	_	_	0000
1490	DCH5SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
l egen		15:0					s 'n' Reset v			CHSPTR	<15:U>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	_	_	BYTO	<1:0>	WBO ⁽¹⁾	_	_	BITO
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_			PLEN<4:0> ⁽¹⁾		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	_	(CRCCH<2:0>	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits

- 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
- 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
- 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
- 00 = No swapping (i.e., source byte order)
- bit 27 WBO: CRC Write Byte Order Selection bit (1)
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered

bit 26-25 Unimplemented: Read as '0'

bit 24 BITO: CRC Bit Order Selection bit

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)

bit 23-13 Unimplemented: Read as '0'

bit 12-8 **PLEN<4:0>:** Polynomial Length bits⁽¹⁾

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

These bits are unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial -1.

bit 7 CRCEN: CRC Enable bit

- 1 = CRC module is enabled and channel transfers are routed through the CRC module
- 0 = CRC module is disabled and channel transfers proceed normally

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 11-14: USBFIFOA: USB FIFO ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	_	_	_		Rλ	(FIFOAD<12:	8>				
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	RXFIFOAD<7:0>										
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	_	_	_		TΣ	(FIFOAD<12:	8>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	TXFIFOAD<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-16 RXFIFOAD<12:0>: Receive Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

•

•

•

0000000000010 = 0x0010 00000000000001 = 0x0008 000000000000000 = 0x0000

bit 15-13 Unimplemented: Read as '0'

bit 12-0 TXFIFOAD<12:0>: Transmit Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

•

•

0000000000010 = 0x0010 00000000000001 = 0x0008 00000000000000 = 0x0000

13.2 Timer1 Control Register

TABLE 13-1: TIMER1 REGISTER MAP

ess		4								В	its								"
Virtual Addre (BF84_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TACON	31:16		_		_			_				_		_	_			0000
0000	T1CON	15:0	ON	_	SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS		0000
0010	TMD1	31:16	_	_		_		_	_	_	_	_	_	_	_	_		I	0000
0010	TIVIKI	15:0	TMR1<15:0> 0000								0000								
0020	PR1	31:16	-		1	_	1	-	1	-		-	_	_	_	_	1		0000
0020	FIXI	15:0	•		•	•	•	•	•	PR1<	15:0>	•			•		•	•	FFFF

.egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	-	-	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	SIDL ⁽²⁾	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE ⁽¹⁾	Т	CKPS<2:0>(1)	T32 ⁽³⁾	_	TCS ⁽¹⁾	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Timer On bit⁽¹⁾

1 = Module is enabled

0 = Module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Mode bit⁽²⁾

1 = Discontinue operation when device enters Idle mode

0 = Continue operation even in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 TGATE: Timer Gated Time Accumulation Enable bit(1)

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits⁽¹⁾

111 = 1:256 prescale value

110 = 1:64 prescale value

101 = 1:32 prescale value

100 = 1:16 prescale value

011 = 1:8 prescale value

010 = 1:4 prescale value

001 = 1:2 prescale value

000 = 1:1 prescale value

bit 3 T32: 32-Bit Timer Mode Select bit⁽³⁾

1 = Odd numbered and even numbered timers form a 32-bit timer

0 = Odd numbered and even numbered timers form a separate 16-bit timer

- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
 - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
 - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

REGISTER 15-3: DMTCLR: DEADMAN TIMER CLEAR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	_	_	_	_	_	_	_	_				
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_		-	_	-	-	_				
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15:8	_	_		-	_	-	-	_				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	STEP2<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0' bit 7-0 **STEP2<7:0>:** Clear Timer bits

00001000 = Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if, and only if, preceded by correct loading of STEP1<7:0> bits in the correct sequence. The write to these bits may be verified by reading DMTCNT and observing the counter being reset.

All other write patterns = Set BAD2 bit, the value of STEP1<7:0> will remain unchanged, and the new value being written STEP2<7:0> will be captured. These bits are also cleared when a DMT reset event occurs.

_
O
'n
×
∽
$_{\circ}$
0
0
\rightarrow
\rightarrow
9
=
$\overline{}$
(J)
0
മ
9
ī
ώ
4 9
ò
_

ess		ø.								Bi	ts								w
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2600	U4MODE ⁽¹⁾	31:16			_		_			_		_	_		_		_		0000
		15:0	ON	_	SIDL	IREN	RTSMD			<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2610	U4STA ⁽¹⁾	31:16	—	_	—	—	— —		— HTVDE	ADM_EN	LIDVIO	-1 40	ADDEN	ADDR		FEDD	OFFE	LIDVDA	0000
		15:0 31:16	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	=L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2620	U4TXREG	15:0	_		_	_	_		_	TX8		_	_	— Transmit	- Pagistar	_	_	_	0000
-		31:16								-		_	_		Register		_		0000
2630	U4RXREG	15:0								RX8		_	_	Receive	Register				0000
		31:16			_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2640	U4BRG ⁽¹⁾	15:0							Bau	d Rate Gene	erator Pres	caler							0000
	(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2800	800 U5MODE ⁽¹⁾ 1		ON	_	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2010	U5STA ⁽¹⁾	31:16	_	_	_		_	_	_	ADM_EN				ADDR	R<7:0>				0000
2810	0551A, 1	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2820	U5TXREG	31:16	_	_	_		_	_	_	_		_	_	-	_	_	_	_	0000
2020		15:0	_	_	_	_	_	_	_	TX8				Transmit	Register	1			0000
2830	U5RXREG	31:16		_	_		_		_	_	_	_	_	_	_	_	_	_	0000
		15:0			_		_			RX8		ı		Receive	Register				0000
2840	U5BRG ⁽¹⁾	31:16	_	_	_	_	_	_					_	_	_	_	_	_	0000
		15:0							Bau	d Rate Gene	erator Pres	caler				I			0000
2A00	U6MODE ⁽¹⁾	31:16 15:0			— —	- IDEN	- DTCMD			4:0				— DVINIV			-	— OTOF!	0000
		31:16	ON	_	SIDL —	IREN —	RTSMD		UEN-	<1:0> ADM EN	WAKE	LPBACK	ABAUD	RXINV ADDR	BRGH	PDSE	L<1:0>	STSEL	0000
2A10	U6STA ⁽¹⁾	15:0	UTXISE	1 <1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL ~1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
		31:16	— UTAISE		— —	—	—	—	—	— —	— UKXISI		ADDLN	NIDEL	-	I LKK	—	— OKADA	0000
2A20	U6TXREG	15:0								TX8				Transmit	Register				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2A30	U6RXREG	15:0	_	_	_	_	_		_	RX8				Receive	Register				0000
0 4 4 0	LICDD O(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2A40	U6BRG ⁽¹⁾	15:0							Bau	d Rate Gene	erator Pres	caler							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

REGISTER 25-3: RTCTIME: REAL-TIME CLOCK TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24	_	_	HR10	HR01<3:0>				
22,46	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16	_		MIN10<2:0>			MIN01	<3:0>	
45.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8			SEC10<2:0>		SEC01<3:0>			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 HR10<1:0>: Binary-Coded Decimal Value of Hours bits, tens digit; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, ones digit; contains a value from 0 to 9

bit 23 Unimplemented: Read as '0'

bit 22-20 MIN10<2:0>: Binary-Coded Decimal Value of Minutes bits, tens digit; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, ones digit; contains a value from 0 to 9

bit 15 Unimplemented: Read as '0'

bit 14-12 SEC10<2:0>: Binary-Coded Decimal Value of Seconds bits, tens digit; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, ones digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

TABLE 26-4: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE (CONTINUED)

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<	15:8>						
	7:0				ENCKEY<	:7:0>						
SA_ENCKEY3	31:24				ENCKEY<3	31:24>						
	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<	15:8>						
	7:0				ENCKEY<	:7:0>						
SA_ENCKEY4	31:24				ENCKEY<3	31:24>						
	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<	15:8>						
	7:0				ENCKEY<	:7:0>						
SA_ENCKEY5	31:24				ENCKEY<3	31:24>						
	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<	15:8>						
	7:0		ENCKEY<7:0>									
SA_ENCKEY6	31:24				ENCKEY<3	31:24>						
	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<							
	7:0				ENCKEY<	:7:0>						
SA_ENCKEY7 31:24					ENCKEY<3							
_	23:16				ENCKEY<2	23:16>						
	15:8				ENCKEY<							
	7:0				ENCKEY<							
SA_ENCKEY8	31:24				ENCKEY<3							
	23:16		ENCKEY<23:16>									
	15:8		ENCKEY<15:8>									
	7:0	ENCKEY<7:0>										
SA_AUTHIV1	31:24				AUTHIV<3							
	23:16				AUTHIV<2							
	15:8				AUTHIV<2							
7:0 AUTHIV<7:0>												
SA_AUTHIV2	31:24											
0/10/11/11/2	23:16		AUTHIV<31:24> AUTHIV<23:16>									
	15:8				AUTHIV<2							
	7:0				AUTHIV<							
SA_AUTHIV3	31:24											
0/1_/10/1/11/0	23:16		AUTHIV<31:24> AUTHIV<23:16>									
	15:8				AUTHIV<2							
	7:0				AUTHIV<							
SA_AUTHIV4	31:24				AUTHIV<							
OA_AOTTIV4	23:16				AUTHIV<2							
	15:8				AUTHIV<2							
	7:0				AUTHIV<							
SA_AUTHIV5	31:24				AUTHIV<3							
0A_AUTITVO	-				AUTHIV<3							
	23:16 15:8				AUTHIV<2 AUTHIV<1							
	\vdash											
CA ALITHUMO	7:0				AUTHIV<							
SA_AUTHIV6	31:24				AUTHIV<3							
	23:16				AUTHIV<2							
	15:8				AUTHIV<1							
OA AUT	7:0				AUTHIV<							
SA_AUTHIV7	31:24				AUTHIV<3							
	23:16				AUTHIV<2							
	15:8				AUTHIV<1							
	7:0				AUTHIV<							
SA_AUTHIV8	31:24		AUTHIV<31:24>									
	23:16				AUTHIV<2							
	15:8				AUTHIV<1	15:8>						
	7:0				AUTHIV<	7:0>						

REGISTER 29-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN11	EN11 MSEL11<1:0>			FSEL11<4:0>						
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	FLTEN10	MSEL1	0<1:0>	FSEL10<4:0>							
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	FLTEN9	MSEL	9<1:0>		F	SEL9<4:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0	FLTEN8 MSEL8<1:0>		8<1:0>	FSEL8<4:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN11: Filter 11 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL11<1:0>: Filter 11 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL11<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN10: Filter 10 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL10<1:0>: Filter 10 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL10<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 29-16: CIFLTCON6: CAN FILTER CONTROL REGISTER 6

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN27	FLTEN27 MSEL27<1		FSEL27<4:0>					
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN26	MSEL26<1:0>		FSEL26<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN25 MSEL2		25<1:0>			FSEL25<4:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	FLTEN24	MSEL24<1:0>				FSEL24<4:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN27: Filter 27 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL27<1:0>: Filter 27 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL27<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN26: Filter 26 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL26<1:0>: Filter 26 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL26<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 29-19: CIFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0									
31.24				CiFIFOB	A<31:24>						
23:16	R/W-0	R/W-0									
23.16	CiFIFOBA<23:16>										
15:8	R/W-0	R/W-0									
15.6				CiFIFOB	A<15:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 ⁽¹⁾	R-0 ⁽¹⁾			
7:0				CiFIFO	3A<7:0>						

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 CiFIFOBA<31:0>: CAN FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Note that bits <1:0> are read-only and read '0', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read '0', which forces word-alignment of messages.

Note:	This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0>
	(CiCON<23:21>) = 100).

REGISTER 30-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_	_	_	_	_	_	_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	PMCS<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				PMCS	S<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 **PMCS<15:8>:** Pattern Match Checksum 1 bits bit 7-0 **PMCS<7:0>:** Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit

(ETHRXFC<11:8>)=0.

REGISTER 30-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.0				PMO<	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				PMO	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 PMO<15:0>: Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

34.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MZ Embedded Connectivity (EC) Family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Configuration" Section 32. (DS60001124) and Section 33. "Programming Diagnostics" and (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MZ EC devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])
- · Internal temperature sensor

34.1 Configuration Bits

PIC32MZ EC devices contain two Boot Flash memories (Boot Flash 1 and Boot Flash 2), each with an associated configuration space. These configuration spaces can be programmed to contain various device configurations. Configuration space that is aliased by the Lower Boot Alias memory region is used to provide values for Configuration registers listed below. See 4.1.1 "Boot Flash Sequence and Configuration Spaces" for more information.

- DEVSIGN0/ADEVSIGN0: Device Signature Word 0 Register
- DEVCP0/ADEVCP0: Device Code-Protect 0 Register
- DEVCFG0/ADEVCFG0: Device Configuration Word 0
- DEVCFG1/ADEVCFG1: Device Configuration Word 1
- DEVCFG2/ADEVCFG2: Device Configuration Word 2
- DEVCFG3/ADEVCFG3: Device Configuration Word 3

The following run-time programmable Configuration registers provide additional configuration control:

- CFGCON: Configuration Control Register
- CFGEBIA: External Bus Interface Address Pin Configuration Register
- CFGEBIC: External Bus Interface Control Pin Configuration Register
- CFGPG: Permission Group Configuration Register

In addition, the DEVID register (see Register 34-11) provides device and revision information, the DEVADC1 through DEVADC5 registers (see Register 34-12) provide ADC module calibration data, and the DEVSN0 and DEVSN1 registers contain a unique serial number of the device (see Register 34-13).

Note:

Do not use word program operation (NVMOP<3:0>=0001) when programming the device words that are described in this section.

FIGURE 37-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS





TABLE 37-30: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

IADLL	<i>31</i> -30.	X WASTER WODE (CRE = 0) I		LGOINE	141 F 14 1	<u> </u>	
AC CHA	ARACTERIST	TICS	(unless	d Operati otherwise g tempera	stated	l)	2.3V to 3.6V TA ≤ +85°C for Industrial
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns	_
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_	_	ns	_
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	7	ns	VDD > 2.7V
	TscL2DoV	SCKx Edge	_	_	10	ns	VDD < 2.7V
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	5	_	_	ns	_
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	5	_	_	ns	_

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 20 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 10 pF load on all SPIx pins.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	IILLIMETER:	S			
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N	64					
Pitch	е		0.50 BSC				
Overall Height	Α	0.80	0.85	0.90			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3		0.20 REF				
Overall Width	E	9.00 BSC					
Exposed Pad Width	E2	7.60	7.70	7.80			
Overall Length	D	9.00 BSC					
Exposed Pad Length	D2	7.60	7.70	7.80			
Contact Width	b	0.20	0.25	0.30			
Contact Length	L	0.30	0.40	0.50			
Contact-to-Exposed Pad	K	0.20	-	-			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

144-Lead Plastic Low Profile Quad Flatpack (PL) - 20x20x1.40 mm Body [LQFP] 2.00 mm Footprint

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		21.40	
Contact Pad Spacing	C2		21.40	
Contact Pad Width (X144)	X1			0.30
Contact Pad Length (X144)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2044B