



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16gp101-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15	•		-		•	-	bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE			
bit 7							bit 0			
l egend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	Unimplemen	ted: Read as	'0'							
bit 13	AD1IE: ADC	1 Conversion (Complete Inter	rupt Enable bit	t					
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 12	U1TXIE: UAF	RT1 Transmitte	er Interrupt Ena	able bit						
	1 = Interrupt	request is ena	bled							
hit 11		DT1 Deceiver	enableu Intorrunt Enabl	o hit						
	1 – Interrunt	request is ena	hled	ebit						
	0 = Interrupt	request is ena	enabled							
bit 10	SPI1IE: SPI1	Event Interru	ot Enable bit							
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 9	SPI1EIE: SPI	11 Error Interru	pt Enable bit							
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 8	T3IE: Timer3	Interrupt Enal	ole bit							
	$\perp = Interrupt$	request is ena	DIEO enabled							
bit 7	T2IF · Timer2	Interrunt Engl	ole hit							
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 6	OC2IE: Outp	ut Compare C	hannel 2 Interr	upt Enable bit						
	1 = Interrupt	1 = Interrupt request is enabled								
	0 = Interrupt	request is not	enabled							
bit 5	IC2IE: Input (Capture Chanr	nel 2 Interrupt	Enable bit						
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 4	Unimplemen	ited: Read as	°0'							
bit 3	111E: Limer1	Interrupt Enal	ble bit							
	$\perp = Interrupt$	request is ena	olea enabled							
hit 2		ut Compare C	hannel 1 Interr	unt Enable bit						
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							
bit 1	IC1IE: Input (Capture Chanr	nel 1 Interrupt	Enable bit						
	1 = Interrupt	request is ena	bled .							
	0 = Interrupt	request is not	enabled							
bit 0	INTOIE: Exter	rnal Interrupt (Enable bit							
	1 = Interrupt	request is ena	bled							
	0 = Interrupt	request is not	enabled							

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI1EIP2	SPI1EIP1	SPI1EIP0	—	T3IP2	T3IP1	T3IP0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	U1RXIP<2:0	>: UART1 Rece	eiver Interrupt	Priority bits			
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	• 001 = Interru	ot is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	SPI1IP<2:0>	SPI1 Event In	terrupt Priority	/ bits			
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	• 001 = Interru	ot is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	Ited: Read as '	0'				
bit 6-4	SPI1EIP<2:0	>: SPI1 Error li	nterrupt Priorit	y bits			
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	• 001 = Interru	ot is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	T3IP<2:0>: ⊺	ïmer3 Interrupt	Priority bits				
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	• 001 = Interru	pt is Priority 1					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_		_		_	
bit 15	·						bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2 ⁽¹⁾	T5IP1 ⁽¹⁾	T5IP0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 15-7	Unimplemen	ted: Read as '	0'					
bit 6-4	INT2IP<2:0>:	External Inter	rupt 2 Priority	bits				
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)				
	•							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is dis	abled					
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0	T5IP<2:0>: ⊤	imer5 Interrupt	Priority bits ⁽¹⁾					
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)				
	•							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is dis	abled					

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

Note 1: These bits are available in dsPIC33FJ32(GP/MC)10X devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	_			RP13R<4:0> ⁽¹)	
bit 15			•				bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP12R<4:0> ⁽¹)	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	RP13R<4:0>:	Peripheral Ou	tput Function	n is Assigned to	RP13 Output F	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	RP12R<4:0>:	Peripheral Ou	tput Function	n is Assigned to	RP12 Output F	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			

REGISTER 10-17: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

Note 1: These bits are not available in dsPIC33FJXXGP101 devices.

REGISTER 10-18: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP15R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP14R<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	RP15R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP15 Output	Pin bits		
	(see Table 10	-2 for periphera	al function nu	mbers)				
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	RP14R<4:0>: Peripheral Output Function is Assigned to RP14 Output Pin bits							

(see Table 10-2 for peripheral function numbers)

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTDIR				PTMR<14:8>	>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTM	R<7:0>			
bit 7							bit 0
F							
Legend:							
R = Readable	bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at F	POR	(1) = Bit is set $(0) = Bit is cleared$ $x = Bit is unknown$				nown	

REGISTER 15-2: PxTMR: PWMx TIMER COUNT VALUE REGISTER

bit 15	PTDIR: PWMx Time Base Count Direction Status bit (read-only)
	1 = PWMx time base is counting down
	0 = PWMx time base is counting up
bit 14-0	PTMR <14:0>: PWMx Time Base Register Count Value bits

REGISTER 15-3: PxTPER: PWMx TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				PTPER<14:8	>		
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWMx Time Base Period Value bits

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS70188) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8-Bit or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 6 bps at 16x mode at 16 MIPS
- Baud Rates Ranging from 4 Mbps to 24.4 bps at 4x mode at 16 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA® Support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UARTX SIMPLIFIED BLOCK DIAGRAM



R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1	
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0	
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	
bit 7							bit 0	
Legend:	Legend: C = Clearable bit			HC = Hardwa	are Clearable bi	it		
R = Readable	bit	W = Writable bi	it	U = Unimpler	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$				
bit 15,13	UTXISEL<1:	0>: UARTx Tran	smission Interr	upt Mode Sele	ction bits			
	11 = Reserve	ed; do not use						
	10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty							
	01 = Interrup	t when the last cl	haracter is shifte	ed out of the Tr	ansmit Shift Re	gister; all trans	mit operations	
	are com	ipietea						

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least
one character open in the transmit buffer)

bit 14	UTXINV: UARTx Transmit Polarity Inversion bit
	If IREN = 0:
	1 = UxTX Idle state is '0'
	0 = UxTX Idle state is '1'
	<u>If IREN = 1:</u>
	1 = IrDA encoded, UxTX Idle state is '1'
	0 = IrDA encoded, UxTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit ⁽¹⁾
	1 = Transmit is enabled, UxTX pin is controlled by UARTx
	0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by port
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
hit 7 6	UDVISEL -(1.0-) UADTy Dessive Interrupt Mede Selection bits
DIL 7-0	URAISEL<1.0>. UARTX Receive Interrupt Mode Selection bits
	11 = Interrupt is set on UXRSR transfer, making the receive buffer 1/1 (i.e., has 4 data characters)
	10 = Interrupt is set on OXROR transfer, making the received and transferred from the LIXRSR to the received
	buffer; receive buffer has one or more characters

Note 1: Refer to "**UART**" (DS70188) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for transmit operation.

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

- bit 1 SAMP: ADC1 Sample Enable bit
 1 = ADC1 Sample-and-Hold amplifiers are sampling
 0 = ADC1 Sample-and-Hold amplifiers are holding
 If ASAM = 0, software can write '1' to begin sampling; automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write '0' to end sampling and start conversion. If SSRC<2:0> ≠ 000, automatically cleared by hardware to end sampling and start conversion.
 bit 0 DONE: ADC1 Conversion Status bit
 - 1 = ADC1 conversion cycle is completed
 0 = ADC1 conversion has not started or is in progress
 Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear the DONE bit status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.
- Note 1: This feature is available in dsPIC33FJ(16/32)MC10X devices only.

REGISTER 20-3: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT REGISTER (CONTINUED)

bit 3-0	SELSRCA<3:0>: Mask A Input Select bits
	1111 = Reserved
	1110 = Reserved
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM1H3
	0100 = PWM1L3
	0011 = PWM1H2
	0010 = PWM1L2
	0001 = PWM1H1
	0000 = PWM1L1

REGISTER 20-4: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

bit 3	ABEN: AND Gate A1 B Input Inverted Enable bit
	1 = MBI is connected to AND gate
	0 = MBI is not connected to AND gate
bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	1 = Inverted MBI is connected to AND gate0 = Inverted MBI is not connected to AND gate
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = MAI is connected to AND gate0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate0 = Inverted MAI is not connected to AND gate

22.1 CTMU Control Registers

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG		
bit 15					I		bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
			—						
bit 7							bit 0		
Legend:									
R = Readal	ole bit	W = Writable b	bit	U = Unimpler	nented bit, read	l as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	CTMUEN: C	CTMU Enable bit							
	1 = Module	is enabled							
	0 = Module	is disabled							
bit 14	Unimpleme	nted: Read as '0	,						
bit 13	CTMUSIDL:	CTMU Stop in Id	lle Mode bit						
	1 = Discontinu 0 = Continu	inues module opera	eration when a tion in Idle ma	device enters lo de	dle mode				
hit 12		Generation Ena	hle hit(1)						
	1 = Enables	s edge delav gen	eration						
	0 = Disable	s edge delay gen	eration						
bit 11	EDGEN: Ed	ge Enable bit							
	1 = Edges a	are not blocked							
	0 = Edges a	are blocked							
bit 10	EDGSEQEN	I: Edge Sequenc	e Enable bit						
	1 = Edge 1	event must occu	before Edge	2 event can oc	cur				
1. it 0		e sequence is ne	eded	:(2)					
DIT 9		nalog Current So	urce Control b	ll(-)					
	$\perp = \text{Analog current source output is grounded}$								
bit 8		MU Trigger Cont	rol bit						
1 - Trigger output is enabled									
0 = Trigger output is disabled									
bit 7-0	Unimpleme	nted: Read as '0	3						
Note 1:	 Introduction of the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)". 								

2: The ADC module S&H capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description		# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ad	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	MPY Wm*Wm, Acc, Wx, Wxd, Wy, Wyd		cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ao	cc,Wx,Wxd,Wy,Wyd	(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
RLNC f, WREG WF		WREG = Rotate Left (No Carry) f	1	1	N,Z		
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	perating Condition erwise stated) mperature -40°C ≤ -40°C ≤	s: 3.0V to 3.6V ≤ TA ≤ +85°C for Indu ≤ TA ≤ +125°C for Ex	ustrial tended
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions	
Operating Cur	rent (IDD) ⁽²⁾ –	dsPIC33FJ3	2(GP/MC)10X	Devices		
DC20d	1	2	mA	-40°C		
DC20a	1	2	mA	+25°C	2.2\/	LPRC
DC20b	1.1	2	mA	+85°C	3.3 V	(32.768 kHz) ⁽³⁾
DC20c	1.3	2	mA	+125°C		
DC21d	1.7	3	mA	-40°C		
DC21a	2.3	3	mA	+25°C	2.21/	4 MIDC(3)
DC21b	2.3	3	mA	+85°C	3.3V	T MIPS **
DC21c	2.4	3	mA	+125°C		
DC22d	7	8.5	mA	-40°C		4 MIPS ⁽³⁾
DC22a	7	8.5	mA	+25°C	2.21/	
DC22b	7	8.5	mA	+85°C	3.3V	
DC22c	7	8.5	mA	+125°C		
DC23d	13.2	17	mA	-40°C		
DC23a	13.2	17	mA	+25°C	2 2\/	10 MIDS(3)
DC23b	13.2	17	mA	+85°C	3.3V	
DC23c	13.2	17	mA	+125°C		
DC24d	17	22	mA	-40°C		
DC24a	17	22	mA	+25°C	2 2)/	
DC24b	17	22	mA	+85°C	3.3V	10 101175
DC24c	17	22	mA	+125°C]	

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- CPU executing while(1) statement
- 3: These parameters are characterized, but not tested in manufacturing.

26.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family AC characteristics and timing parameters.

TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Operating voltage VDD range as described in Section 26.1 "DC Characteristics" .

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 Pin		_	15	pF	In MS and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	_	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I ² C™ mode

FIGURE 26-14: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X



TABLE 26-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS FOR dsPIC33FJ16(GP/MC)10X

AC CHA		rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCKx Frequency			10	MHz	-40°C to +125°C, see Note 3	
SP20	TscF	SCKx Output Fall Time	_	_	_	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



FIGURE 26-17: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X

28.1 Package Marking Information (Continued)

28-Lead SPDIP



28-Lead SOIC





Example



28-Lead SSOP



28-Lead QFN



36-Lead VTLA



Example



Example



Example



44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units	N	S					
Limits	MIN	NOM	MAX				
E		0.80 BSC					
C1		11.40					
C2		11.40					
X1			0.55				
Y1			1.50				
G	0.25						
	Units Limits C1 C2 X1 Y1 G	Units MIN E C1 C2 X1 G 0.25	Units MILLIMETER Limits MIN NOM E 0.80 BSC C1 11.40 C2 11.40 X1				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

Resets	87
BOR (Brown-out Reset)	87
BOR and Power-up Timer (PWRT)	92
CM (Configuration Mismatch Reset)	87
Configuration Mismatch (CM)	93
External (EXTR)	93
Illegal Condition	93
Illegal Opcode	93
Security	93, 94
Uninitialized W Register	93, 94
IOPUWR (Illegal Condition Reset)	87
Illegal Opcode	87
Security	87
Uninitialized W Register	87
MCLR (Master Clear Pin)	87
Oscillator Delays	90
POR (Power-on Reset)	87
Power-on Reset (POR)	92
Software RESET Instruction (SWR)	93
SWR (RESET Instruction)	87
System	
Cold Reset	90
Warm Reset	90
Trap Conflict	93
TRAPR (Trap Conflict Reset)	87
Watchdog Timer Time-out (WDTO)	93
WDTO (Watchdog Timer Reset)	87
Revision History	373
RTCC	
Control Registers	245
Module Registers	244
Register Mapping	244
e	

S

Serial Peripheral Interface (SPI)	197
Control Registers	199
Helpful Tips	198
Resources	198
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	73
Special Features	261
Code Protection	261
Flexible Configuration	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	261
Watchdog Timer (WDT)	

Т

Timer1	
Control Register 166	
Timer2/3 and Timer4/5	
16-Bit Operation167	
32-Bit Operation167	
Control Registers 170	
Timing Diagrams	
ADC Conversion Characteristics (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0,	
SSRC<2:0> = 000)	
ADC Conversion Characteristics (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)334	
Brown-out Reset Situations92	
CLKO and I/O297	
External Clock	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	

I2Cx Bus Start/Stop Bits (Master Mode)	328
I2Cx Bus Start/Stop Bits (Slave Mode)	330
Input Capture x (ICx)	301
Motor Control PWMx	303
Motor Control PWMx Fault	303
OCx/PWMx	302
Output Compare x (OCx)	302
Output Compare x Operation	178
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	298
SPIx Master Mode (Full-Duplex, CKE = 0, CKP = x,	
SMP = 1) for dsPIC33FJ16(GP/MC)10X	307
SPIx Master Mode (Full-Duplex, CKF = $0.$ CKP = x .	
SMP = 1) for dsPIC33E.I32(GP/MC)10X	319
SPIx Master Mode (Full-Duplex CKF = 1 CKP = x	010
SMP = 1) for dsPIC33E.116(GP/MC)10X	306
SPlx Master Mode (Full-Duplex CKF = 1 CKP = x	000
SMP = 1 for dePIC33E I32(GP/MC)10X	318
SPly Master Transmit Mode (Half-Dupley, CKE – 0)	510
for deDIC32E $16(CD/MC)10Y$	204
SDly Master Transmit Made (Half Duplay, CKE – 0)	504
SFIX Master Halistill Mode (Hali-Duplex, $CRE = 0$)	216
CDiv Master Transmit Made (Half Dupley, CKE 1)	510
SPIX Master Hansmit Mode (\square all-Duplex, $CKE = 1$)	205
TOF dSPIC33FJ16(GP/MC)10X	305
SPIX Master Transmit Mode (Hait-Duplex, CKE = 1)	047
for dsPIC33FJ32(GP/MC)10X	317
SPIX Slave Mode (Full-Duplex, CKE = 0 , CKP = 0 ,	~
SMP = 0) for dsPIC33FJ16(GP/MC)10X	314
SPIx Slave Mode (Full-Duplex, $CKE = 0$, $CKP = 0$,	
SMP = 0 for dsPIC33FJ32(GP/MC)10X	326
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,	
SMP = 0) for dsPIC33FJ16(GP/MC)10X	312
SPIx Slave Mode (Full-Duplex, CKE = 0, CKP = 1,	
SMP = 0) for dsPIC33FJ32(GP/MC)10X	324
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,	
SMP = 0) for dsPIC33FJ16(GP/MC)10X	308
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 0,	
SMP = 0) for dsPIC33FJ32(GP/MC)10X	320
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,	
SMP = 0) for dsPIC33FJ16(GP/MC)10X	310
SPIx Slave Mode (Full-Duplex, CKE = 1, CKP = 1,	
SMP = 0) for dsPIC33FJ32(GP/MC)10X	322
System Reset	91
Timer1/2/3 External Clock	299
Timing Requirements	
10-Bit ADC Conversion	335
Capacitive Loading on Output Pins	294
CLKO and I/O	297
External Clock	295
I2Cx Bus Data (Master Mode)	329
I2Cx Bus Data (Slave Mode)	331
Input Capture x (ICx)	301
Motor Control PWMx	303
Output Compare x (OCx)	302
Reset, Watchdog Timer, Oscillator Start-up Timer,	002
Power-up Timer and Brown-out Reset	298
Simple OCX/PW/Mx Mode	302
SPIx Master Mode (Full-Duplex_CKF = 0_CKP = x	552
SMP = 1) for dsPIC33E.116(GP/MC)10X	307
SPly Master Mode (Full-Duplay CKE = 0 CKP = v	507
SITIN MASTER MODE (Full-Duplex, ONE = 0, ONP = X, SMD = 1) for deDIC22E $122(CD/MC)10V$	210
SIVIF = 1) IUI USF IUSSF JS2 (UF/IVIU) IUX	519
SFIX MASLEL MODE (FUIL-DUPIEX, UKE = 1, UKP = X, MD = 4) for deplotes $HC(DP/MO)AOX$	200
SIVIF = 1) IOF QSPIU33FJ16(GP/MU)1UX	306
SPIX Master Mode (Full-Duplex, CKE = 1, CKP = x ,	
	240

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

10/28/13