



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16gp101t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER	(-5: IFS0: I	INTERRUPT	FLAG STAT	US REGISTI	ERU				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF		
bit 15							bit 8		
									
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INTOIF		
bit 7							bit 0		
Logond									
R = Readable	hit	W = Writable	hit	U = Unimpler	mented hit rea	d as '0'			
-n = Value at	POR	(1) = Bit is set		0' = Bit is cle	ared	x = Bit is unkn	own		
			·			. 20.000.000	<u> </u>		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	AD1IF: ADC1	1 Conversion C	omplete Inter	rupt Flag Statu	s bit				
	1 = Interrupt	request has oc	curred						
	0 = Interrupt	request has no	t occurred	O (1)					
bit 12	U1 I XIF: UAF	RI1 Transmitte	r Interrupt Flag	g Status bit					
	0 = Interrupt	request has oc	t occurred						
bit 11	U1RXIF: UAF	RT1 Receiver I	nterrupt Flag	Status bit					
	1 = Interrupt	1 = Interrupt request has occurred							
	0 = Interrupt	request has no	t occurred						
bit 10	SPI1IF: SPI1	Event Interrup	t Flag Status I	bit					
	1 = Interrupt 0 = Interrupt	request has oc	t occurred						
bit 9	SPI1EIF: SPI	1 Fault Interru	ot Flag Status	bit					
	1 = Interrupt	request has oc	curred						
	0 = Interrupt	request has no	t occurred						
bit 8	T3IF: limer3	Interrupt Flag	Status bit						
	 ⊥ = Interrupt request has occurred 0 = Interrupt request has not occurred 								
bit 7	T2IF: Timer2	Interrupt Flag	Status bit						
	1 = Interrupt	1 = Interrupt request has occurred							
	0 = Interrupt	request has no	t occurred						
bit 6	OC2IF: Outpu	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit							
	1 = Interrupt 0 = Interrupt	request has oc request has no	t occurred						
bit 5	IC2IF: Input C	Capture Chann	el 2 Interrupt l	Flag Status bit					
	1 = Interrupt	request has oc	curred	-					
	0 = Interrupt	request has no	t occurred						
bit 4	Unimplemen	ted: Read as '	0'						
DIT 3	1 - Interrupt	Interrupt Flag	Status bit						
	1 = 111errupt 0 = Interrupt	request has oc	t occurred						
		•							

-. חוור - - -• •

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0				
bit 15		•				•	bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	MI2C1IP2	MI2C1IP1	MI2C1IP0	—	SI2C1IP2	SI2C1IP1	SI2C1IP0				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	CNIP<2:0>: (Change Notifica	ation Interrupt	Priority bits							
	111 = Interru	pt is Priority 7	(highest priorit	y interrupt)							
	•										
	•										
	001 = Interrupt is Priority 1										
1.1.44	000 = Interru	pt source is dis	abled								
Dit 11	Unimplemen	ted: Read as	0,	1.14							
bit 10-8	CMIP<2:0>: (CMIP<2:0>: Comparator Interrupt Priority bits									
		pt is Priority 7	ingnest priorit	y interrupt)							
	•										
	•										
	001 = Interrup	1 = Interrupt is Priority 1									
hit 7		tod: Bood os '									
bit 6_4	MI2C1IP-2.0	Leu. Reau as	∪ r Events Interr	unt Priority hi	te						
Dit 0-4	111 = Interru	t is Priority 7	highest priorit	v interrunt)	15						
	•	pt lo i nonty /	(ingricor priorit	y intorrupt)							
	•										
	• 001 - Intorru	ot is Priority 1									
	000 = Interru	ot source is dis	abled								
hit 3	Unimplemen	ted: Read as '	0'								
DILU											
bit 2-0	SI2C1IP<2:0	>: I2C1 Slave I	Events Interrup	ot Priority bits							
bit 2-0	SI2C1IP<2:0: 111 = Interrup	I2C1 Slave I ot is Priority 7 (Events Interrup (highest priorit	ot Priority bits y interrupt)							
bit 2-0	SI2C1IP<2:0: 111 = Interrup	>: I2C1 Slave I pt is Priority 7 (Events Interrup (highest priorit	ot Priority bits y interrupt)							
bit 2-0	SI2C1IP<2:0: 111 = Interrup	>: I2C1 Slave I ot is Priority 7 (Events Interrup (highest priorit	ot Priority bits y interrupt)							
bit 2-0	SI2C1IP<2:0> 111 = Interrup • • • 001 = Interrup	>: I2C1 Slave I pt is Priority 7 (pt is Priority 1	Events Interrup (highest priorit	ot Priority bits y interrupt)							

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	FLTA1IP2 ⁽¹⁾	FLTA1IP1 ⁽¹⁾	FLTA1IP0 ⁽¹⁾		RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	—	—	—	
bit 7			•	•			bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
L							
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	FLTA1IP<2:0	>: PWM1 Fault	t A Interrupt P	riority bits ⁽¹⁾			
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)			
	•						
	•						
	• 001 – Internu	ot in Driarity 1					
	001 = Interruption 000 = Inter	pt is Phonty 1 pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	RTCIP<2:0>:	RTCC Interrur	t Priority bits				
	111 = Interru	nt is Priority 7 (highest priority	v interrunt)			
	•	prist nonty / (ingriest priorit	y menupty			
	•						
	•						
	001 = Interru	pt is Priority 1					
		pt source is dis					
bit 7-0	Unimplemen	ted: Read as '	0'				

REGISTER 7-25: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0> ⁽²⁾
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0> ⁽²⁾
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<4:0>
SDI1 SPI Data Input 1	SDI1	RPINR20	SDI1R<4:0> ⁽²⁾
SCK1 SPI Clock Input 1	SCK1	RPINR20	SCK1R<4:0> ⁽²⁾
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0> ⁽²⁾

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.

2: These bits are available in dsPIC33FJ32(GP/MC)10X devices only.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	—	T5CKR4 ⁽¹⁾	T5CKR3 ⁽¹⁾	T5CKR2 ⁽¹⁾	T5CKR1 ⁽¹⁾	T5CKR0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—	T4CKR4 ⁽¹⁾	T4CKR3 ⁽¹⁾	T4CKR2 ⁽¹⁾	T4CKR1 ⁽¹⁾	T4CKR0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as	'0'				
bit 12-8	T5CKR<4:0>	Assign Time	r5 External Clo	ck (T5CK) to the	he Correspondi	ng RPn Pin bits	_S (1)
	11111 = I npu	ut tied to Vss					
	11110 = Res	served					
	•						
	11010 = Res	served					
	11001 = I npu	ut tied to RP25					
	•						
	00001 = I npu	ut tied to RP1					
	00000 = Inpu	ut tied to RP0					
bit 7-5	Unimplemen	nted: Read as	'0'				
bit 4-0	T4CKR<4:0>	Assign Time	r4 External Clo	ck (T4CK) to the	he Correspondi	ng RPn Pin bits	_S (1)
	11111 = Inpu	ut tied to Vss					
	11110 = Res	served					
	•						
	11010 = Res	served					
	11001 = Inp u	ut tied to RP25					
	•						
	•						
	00001 = Inpu	ut tied to RP1					
	00000 = Inpu	ut tied to RP0					

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_	—	—	_	_
bit 15						-	bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7			•	·			bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			nown
bit 15-5	Unimplemer	ted: Read as	ʻ0'				
bit 4-0	IC3R<4:0>: /	Assign Input Ca	apture 3 (IC3)	to the Corresp	onding RPn Pi	n bits	
	11111 = I npu	ut tied to Vss					
	11110 = Res	served					
	•						
	•						
11010 Decembed							
11001 = Input tied to F		it tied to RP25					
	-						
	00001 = I npu	ut tied to RP1					
	00000 = Inp u	ut tied to RP0					

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP0R<4:0>		
bit 7	·						bit 0
-							
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as 'd)'				
bit 12-8 RP1R<4:0>: Peripheral Output Function is Assigned to RP1 Output Pin bits							
(see Table 10-2 for peripheral function numbers)							

REGISTER 10-11: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

	•
bit 4-0	RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

Unimplemented: Read as '0'

REGISTER 10-12: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0> ⁽¹⁾		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_			RP2R<4:0> ⁽¹⁾		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP3R<4:0>: Peripheral Output Function is Assigned to RP3 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP2R<4:0>: Peripheral Output Function is Assigned to RP2 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in dsPIC33FJXX(GP/MC)101 devices.

bit 7-5

bit 7

bit 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_			RP21R<4:0>(1)			
bit 15	·						bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_			RP20R<4:0>(1)			
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable	e bit U = Unimplemented bit, read as '0'						
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared			x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12-8	RP21R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP21 Output I	Pin bits ⁽¹⁾			
	(see Table 10-2 for peripheral function numbers)								
bit 7-5	Unimplemented: Read as '0'								
bit 4-0	RP20R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP20 Output I	Pin bits ⁽¹⁾			
	(see Table 10	-2 for periphera	al function nu	mbers)					

REGISTER 10-21: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

REGISTER 10-22: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—				RP23R<4:0>(1	1)		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—				RP22R<4:0>(1	1)		
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit U = Unimplemented bit, read as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	RP23R<4:0>:	Peripheral Ou	tput Function	is Assigned to	RP23 Output F	Pin bits ⁽¹⁾		
	(see Table 10-2 for peripheral function numbers)							
bit 7-5	bit 7-5 Unimplemented: Read as '0'							
bit 4-0	bit 4-0 RP22R<4:0>: Peripheral Output Function is Assigned to RP22 Output Pin bits ⁽¹⁾							
	(see Table 10-2 for peripheral function numbers)							
Note 1:	Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.							

EXAMPLE 15-1: ASSEMBLY CODE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

; FLTA1 pin must be pu ; Writing to P1FLTBCON	ulled high externally in order to clear and disable the Fault I register requires unlock sequence
<pre>mov #0xabcd,w10 mov #0x4321,w11 mov #0x0000,w0 mov w10, PWM1KEY mov w11, PWM1KEY mov w0,P1FLTACON</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of P1FLTACON register in w0 ; Write first unlock key to PWM1KEY register ; Write second unlock key to PWM1KEY register ; Write desired value to P1FLTACON register</pre>
; FLTB1 pin must be pu ; Writing to P1FLTBCON	ulled high externally in order to clear and disable the Fault I register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to wll register
mov #0x0000,w0	; Load desired value of P1FLTBCON register in w0
mov w10, PWM1KEY	; Write first unlock key to PWM1KEY register
mov w11, PWM1KEY	; Write second unlock key to PWM1KEY register
mov w0,P1FLTBCON	; Write desired value to PlFLTBCON register
; Enable all PWMs usir ; Writing to PWM1CON1	ng PWM1CON1 register register requires unlock sequence
mov #0xabcd,w10	; Load first unlock key to w10 register
mov #0x4321,w11	; Load second unlock key to w11 register
mov #0x0077,w0	; Load desired value of PWM1CON1 register in w0
mov w10, PWM1KEY	; Write first unlock key to PWM1KEY register
mov w11, PWM1KEY	; Write second unlock key to PWM1KEY register
mov w0,PWM1CON1	; Write desired value to PWM1CON1 register

EXAMPLE 15-2: C CODE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

// FLTAl pin must be pulled high externally in order to clear and disable the Fault // Writing to PIFLTACON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTACON register __builtin_write_PWMSFR(&PIFLTACON, 0x0000, &PWM1KEY); // FLTBl pin must be pulled high externally in order to clear and disable the Fault // Writing to PIFLTBCON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTBCON register __builtin_write_PWMSFR(&PIFLTBCON, 0x0000, &PWM1KEY); // Enable all PWMs using PWM1CON1 register // Writing to PWM1CON1 register requires unlock sequence // Use builtin function to write 0x0077 to PWM1CON1 register __builtin_write_PWMSFR(&PWM1CON1, 0x0077, &PWM1KEY);

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
bit 7							bit 0
Legend:							

REGISTER 15-11: PXOVDCON: PWMx OVERRIDE CONTROL REGISTER

bit 15-14 Unimplemented: Read as '0'

R = Readable bit

-n = Value at POR

bit 13-8 POVD<3:1>H:POVD<3:1>L: PWMx Output Override bits

W = Writable bit

'1' = Bit is set

1 = Output on PWMx I/O pin is controlled by the PWMx generator

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bits

'0' = Bit is cleared

U = Unimplemented bit, read as '0'

x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 POUT<3:1>H:POUT<3:1>L: PWM Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bits are cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bits are cleared

REGISTER 17-2: 120	CXSTAT: I2CX STATUS	REGISTER
---------------------------	----------------------------	----------

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0

Legend:	C = Clearable bit	HSC = Hardware Setta	ble/Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
HS = Hardware Settable bit			

bit 15	ACKSTAT: Acknowledge Status bit (when operating as I ² C™ master, applicable to master transmit operation)
	1 = NACK received from slave 0 = ACK received from slave Hardware sets or clears at end of slave Acknowledge
bit 14	 TRSTAT: Transmit Status bit (when operating as I²C master, applicable to master transmit operation) 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware sets at beginning of master transmission. Hardware clears at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	 1 = A bus collision has been detected during a master operation 0 = No collision Hardware sets at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
	 1 = General call address was received 0 = General call address was not received Hardware sets when address matches general call address. Hardware clears at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware sets at match of 2nd byte of matched 10-bit address. Hardware clears at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	1 = An attempt to write to the I2CxTRN register failed because the I ² C module is busy 0 = No collision Hardware sets at occurrence of a write to I2CxTRN while busy (cleared by software)
hit 6	I2COV: Receive Overflow Flag bit
Sit 0	1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow
	Hardware sets at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	 0 = Indicates that the last byte received was a device address Hardware clears at device address match. Hardware sets by reception of a slave byte.

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0
Legend:		C = Clearable b	oit	HC = Hardwa	are Clearable bi	t	
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15,13	UTXISEL<1:	0>: UARTx Tran	smission Interr	upt Mode Sele	ction bits		
	11 = Reserve	ed; do not use					
10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and a transmit buffer becomes empty			is a result, the				
	01 = Interrup	ot when the last character is shifted out of the Transmit Shift Register; all transmit operations					
are completed							

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least
one character open in the transmit buffer)

bit 14	UTXINV: UARTx Transmit Polarity Inversion bit
	If IREN = 0:
	1 = UxTX Idle state is '0'
	0 = UxTX Idle state is '1'
	<u>If IREN = 1:</u>
	1 = IrDA encoded, UxTX Idle state is '1'
	0 = IrDA encoded, UxTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission is disabled or completed
bit 10	UTXEN: UARTx Transmit Enable bit ⁽¹⁾
	1 = Transmit is enabled, UxTX pin is controlled by UARTx
	0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by port
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
bit 7 6	UDVISEL 41.0 + LIADTy Dessive Interrupt Mode Selection hits
DIT 7-6	URAISEL<1:0>: UARTX Receive interrupt wode Selection bits
	11 = Interrupt is set on UXRSR transfer, making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on OXRSR transfer, making the received and transferred from the LIXRSR to the received
	buffer; receive buffer has one or more characters

Note 1: Refer to "**UART**" (DS70188) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for transmit operation.

r								
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
VCFG2	VCFG1	VCFG0	—	—	CSCNA	CHPS1	CHPS0	
bit 15							bit 8	
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUFS	— SMPI3		SMPI2	SMPI1	SMPI0	BUFM	ALTS	
bit 7	bit (
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15-13	VCFG<2:0>:	Converter Vol	age Reference	Configuration	bits			
	A	DREF+	ADREF-					
	xxx	AVdd	AVss	=				
bit 12-11	Unimplemen	tad. Road as	٠́،	/				
bit 10	CSCNA: Scal	n Innut Selecti	ons for CH0+ □	Juring Sample	A hit			
bit TO	1 = Scans int	outs		Juning Gample				
	0 = Does not	scan inputs						
bit 9-8	CHPS<1:0>:	Select Channe	els Utilized bits					
	1x = Convert	s CH0, CH1, C	CH2 and CH3					
	01 = Convert	s CH0 and CH	11					
1	00 = Converts CH0							
Dit 7	BUFS: Buffer Fill Status bit (valid only when $BUFM = 1$)							
	1 = ADC1 is currently filling second half of buffer, user should access data in the first half $0 = ADC1$ is currently filling first half of buffer, user application should access data in the second half							
bit 6	Unimplemented: Read as '0'							
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection hits							
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence							
	1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence							
	•							
	•							
	•							
	0001 = Inter	rupts at the co	mpletion of cor	version for ea	ch 2nd sample	convert seque	nce	
bit 1		Fill Mode Sel	impletion of cor	iversion for ea	ch sample/con	ven sequence		
	1 - Starte filli	na first half of	eul Dil buffer on first ir	terrunt and th	a second half o	f huffer on nov	tintorrunt	
	1 = Starts min 0 = Always starts	tarts filling buf	fer from the bec	ginning			linterrupt	
bit 0	ALTS: Alterna	ate Input Sam	ble Mode Selec	t bit				
	1 = Uses cha	annel input sel	ects for Sample	A on first sam	ple and Sampl	e B on next sa	mple	
	0 = Always uses channel input selects for Sample A							

REGISTER 19-2: AD1CON2: ADC1 CONTROL REGISTER 2

REGISTER 20-2: CMxCON: COMPARATOR x CONTROL REGISTER (CONTINUED)

- bit 4 **CREF:** Comparator x Reference Select bit (VIN+ input)
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to CxINA pin

bit 3-2 Unimplemented: Read as '0'

- bit 1-0 CCH<1:0>: Comparator x Channel Select bits
 - 11 = VIN- input of comparator connects to INTREF
 - 10 = VIN- input of comparator connects to CXIND pin
 - 01 = VIN- input of comparator connects to CxINC pin
 - ${\tt 00}$ = VIN- input of comparator connects to CxINB pin

REGISTER 20-4: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

bit 3	ABEN: AND Gate A1 B Input Inverted Enable bit
	1 = MBI is connected to AND gate
	0 = MBI is not connected to AND gate
bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	1 = Inverted MBI is connected to AND gate0 = Inverted MBI is not connected to AND gate
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = MAI is connected to AND gate0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate0 = Inverted MAI is not connected to AND gate

					-		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	—
bit 7							bit 0
L							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	EDG1MOD: E	Edge 1 Edge Sa	ampling Select	ion bit			
	1 = Edge 1 is	edge-sensitive	9				
	0 = Edge 1 is	s level-sensitive	•				
bit 14	EDG1POL: E	dge 1 Polarity	Select bit				
	1 = Edge 1 is	s programmed f	or a positive e	dge response			
	0 = Edge 1 is	s programmed f	or a negative e	edge response			
bit 13-10	EDG1SEL<3:	:0>: Edge 1 So	urce Select bit	S			
	1xxx = Reser	rved					
	0110 = CTEC	01 pin					
	0010 = CTED)2 pin					
	0001 = OC1 r	module					
	0000 = Timer	1 module					
bit 9	EDG2STAT: Edge 2 Status bit						
	Indicates the s	status of Edge	2 and can be v	written to contro	ol the edge sou	rce.	
	0 = Edge 2 ha	as not occurred	ł				
bit 8	EDG1STAT: E	Edge 1 Status b	oit				
	Indicates the status of Edge 1 and can be written to control the edge source.						
	1 = Edge 1 h	as occurred			0		
	0 = Edge 1 hat	as not occurred	ł				
bit 7	EDG2MOD: Edge 2 Edge Sampling Selection bit						
	1 = Edge 2 is	edge-sensitive	9				
		s level-sensitive					
bit 6	EDG2POL: E	dge 2 Polarity	Select bit				
	\perp = Edge 2 is	s programmed i	or a positive e	age response			
bit 5-2	FDG2SFI <3:	:0>: Edge 2 So	urce Select bit	s			
511 0 2	1xxx = Reser	rved		0			
	01xx = Reser	rved					
	0011 = CTEC	02 pin					
	0010 = CTED	01 pin	•				
	0001 = Comp 0000 = IC1 m	arator ∠ modul nodule	e				
bit 1-0	Unimplement	ted: Read as ')'				
~							

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ITRIM	5 ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	_	—	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit		U = Unimplemented bit, read as '0'			
-n = Value	e at POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unknown		
h:+ 45 40			Trine leite					
DIT 15-10	011111 No	Current Source			. 620/			
	011111 = N0 011110 = N0	minal current c	output specified	by IRNG<1:0>	> + 62% > + 60%			
	•							
	•							
	•							
	000001 = No	minal current c	output specified	d by IRNG<1:0>	→ + 2%			
	000000 = No	minal current o	output specified	by IRNG<1:0>	>			
	111111 = NO	111111 = Nominal current output specified by IRNG<1:0> – 2%						
	•							
	100010 = No	minal current c	output specified	by IRNG<1:0>	> − 62%			
hit 0. 9				bito	-04%			
DIL 9-0	$11 - 100 \times R^{2}$	Current(1)	Range Select	DIIS				
	$10 = 100 \times Ba$	se Current						
	01 = Base cu 00 = Reserve	rrent level (0.5	5 μA nominal)					
bit 7-0	Unimplemen	ted: Read as '	0'					
Note 1:	This setting must	be used for the	e CTMU tempe	erature sensor.				

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER







36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	N	ILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	Ν	44				
Number of Pins per Side	ND		12			
Number of Pins per Side	NE	10				
Pitch	е	0.50 BSC				
Overall Height	А	0.80	0.90	1.00		
Standoff	A1	0.025	-	0.075		
Overall Width	E	6.00 BSC				
Exposed Pad Width	E2	4.40	4.55	4.70		
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	4.40	4.55	4.70		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.20	0.25	0.30		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2