



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj16mc102-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



3: The PWM Fault pins are enabled and asserted during any Reset event. Refer to Section 15.2 "PWM Faults" for more information on the PWM Faults.

3.3 Special MCU Features

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 features a 17-bit by 17-bit, single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0).

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

FIGURE 3-1: dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104 CPU CORE BLOCK DIAGRAM







TABLE 4-41: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

	Normal Address					Bit-Reversed Address					
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal		
0	0	0	0	0	0	0	0	0	0		
0	0	0	1	1	1	0	0	0	8		
0	0	1	0	2	0	1	0	0	4		
0	0	1	1	3	1	1	0	0	12		
0	1	0	0	4	0	0	1	0	2		
0	1	0	1	5	1	0	1	0	10		
0	1	1	0	6	0	1	1	0	6		
0	1	1	1	7	1	1	1	0	14		
1	0	0	0	8	0	0	0	1	1		
1	0	0	1	9	1	0	0	1	9		
1	0	1	0	10	0	1	0	1	5		
1	0	1	1	11	1	1	0	1	13		
1	1	0	0	12	0	0	1	1	3		
1	1	0	1	13	1	0	1	1	11		
1	1	1	0	14	0	1	1	1	7		
1	1	1	1	15	1	1	1	1	15		

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_		_		_
bit 15	·						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	INT2IP2	INT2IP1	INT2IP0	—	T5IP2 ⁽¹⁾	T5IP1 ⁽¹⁾	T5IP0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	INT2IP<2:0>:	External Inter	rupt 2 Priority	bits			
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	T5IP<2:0>: ⊤	imer5 Interrupt	Priority bits ⁽¹⁾				
	111 = Interru	pt is Priority 7 (highest priorit	y interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

Note 1: These bits are available in dsPIC33FJ32(GP/MC)10X devices only.

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip, 4x PLL to obtain higher speeds of operation.

For example, suppose an 8 MHz crystal is being used with the selected oscillator mode of MS with PLL. This provides a Fosc of 8 MHz * 4 = 32 MHz. The resultant device operating speed is 32/2 = 16 MIPS.

EQUATION 8-2: MS WITH PLL MODE EXAMPLE

```
FCY = \frac{FOSC}{2} = \frac{1}{2} (8000000 • 4) = 16 MIPS
```

TABLE 8-1:	CONFIGURATION BIT VALU	JES FOR CLOCH	SELECTION	

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-n (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (MS) with PLL (MSPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (MS)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-n and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
	—	—	—	—	CMPMD	RTCCMD	—	
bit 15	·			-			bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—		—		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable I	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15-11	Unimplemen	ted: Read as 'd)'					

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

	-
bit 10	CMPMD: Comparator Module Disable bit
	1 = Comparator module is disabled
bit 9	RTCCMD: RTCC Module Disable bit
	1 = RTCC module is disabled
	0 = RTCC module is enabled
bit 8-0	Unimplemented: Read as '0'

REGISTER 9-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	—	—	CTMUMD	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-3 Unimplemented: Read as '0'

bit 2 CTMUMD: CTMU Module Disable bit

1 = CTMU module is disabled

0 = CTMU module is enabled

bit 1-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	_
bit 15		·					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7					·		bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at POR		'1' = Bit is set	' = Bit is set		eared	x = Bit is unknown	
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	INT2R<4:0>:	Assign Extern	al Interrupt 2 ((INTR2) to the	Corresponding	RPn Pin bits	
	11111 = I npu	it tied to Vss					
	11110 = Res	erved					
	•						
	11010 – Pes	erved					
	11010 = 1000	it tied to RP25					
	00001 = Inpu	It tied to RP1					
	00000 = Inpu	It tied to RP0					

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—			RP5R<4:0> ⁽¹)	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP4R<4:0>		
bit 7	·						bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

REGISTER 10-13: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP4R<4:0>: Peripheral Output Function is Assigned to RP4 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in dsPIC33FJ(16/32)(GP/MC)101 devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—			RP7R<4:0>		
bit 15	•	·					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—	RP6R<4:0> ⁽¹⁾				
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		oit	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

REGISTER 10-14: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits⁽¹⁾ (see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in dsPIC33FJ(16/32)(GP/MC)101 devices.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽³⁾	—	TSIDL ⁽²⁾	—				—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
_	TGATE ⁽³⁾	TCKPS1 ⁽³⁾	TCKPS0 ⁽³⁾	—	—	TCS ⁽³⁾	
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	TON: Timer5	On bit ⁽³⁾					
	1 = Starts 16-	bit Timer3					
	0 = Stops 16-	bit Timer3					
bit 14	Unimplemen	ted: Read as ')' ()				
bit 13	TSIDL: Timer	5 Stop in Idle N	/lode bit ⁽²⁾				
	1 = Discontinuous	ues timer opera	ation when dev	vice enters Idl	e mode		
h: 40 7		s timer operatio	n in idle mode	2			
		Ted: Read as					
DIT 6	IGAIE: IIme	ars Gated Time	Accumulation	Enable bitter			
	This bit is ign	<u>⊥.</u> ored.					
	When TCS =	0:					
	1 = Gated tim	ne accumulation	n is enabled				
	0 = Gated tim	ne accumulation	n is disabled	1-			
bit 5-4	TCKPS<1:0>	: Timer5 Input	Clock Prescal	e Select bits ⁽³	5)		
	11 = 1:256 pr	escale value					
	10 = 1:64 pre	scale value					
	00 = 1:1 pres	cale value					
bit 3-2	Unimplemen	ted: Read as '	כ'				
bit 1	TCS: Timer5	Clock Source S	Select bit ⁽³⁾				
	1 = External o	clock from T5Cl	K pin				
	0 = Internal c	lock (Fosc/2)					
bit 0	Unimplemen	ted: Read as '	כ'				
Note 1:	This register is ava	ailable in dsPIC	33FJ32(GP/N	IC)10X device	es only.		
2:	When 32-bit timer	operation is en	abled (T32 = 1	1) in the Time	r4 Control regist	er (T4CON<3>), the TSIDL

REGISTER 12-4: T5CON: TIMER5 CONTROL REGISTER⁽¹⁾

2: When 32-bit timer operation is enabled (132 = 1) in the Timer4 Control register (14CON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

3: When the 32-bit timer operation is enabled (T32 = 1) in the Timer4 Control register (T4CON<3>), these bits have no effect.

und und und R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — — DTS3A DTS3I DTS2A DTS2I DTS1A DTS11 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A 0 = Dead time provided from Unit A	_	—	—	_	—		_	_				
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - - DTS3A DTS3I DTS2A DTS2I DTS1A DTS1I bit 7 - - DTS3A DTS2A DTS2I DTS1A DTS1I bit 7 - - - - bit 0 - bit 0 Legend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' - -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' -	bit 15							bit 8				
U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 - - DTS3A DTS3I DTS2A DTS2I DTS1A DTS1I bit 7 - - DTS3A DTS3I DTS2A DTS2I DTS1A DTS1I bit 7 - - - - bit 0 DTS1A DTS1A DTS1I Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'												
DTS3A DTS3I DTS2A DTS2I DTS1A DTS1I bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 15 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM12 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM13 Signal Going Active bit 1 = Dead time provided from Unit A bit 1 DEad time provided from Unit A 0 = Dead time provided from Unit A 0 = Dead time provided from Unit A	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
bit 7 bit 0 Legend: W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit A 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A Dead time provided from Unit B 0 = Dead time provided from Unit A Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A D = Dead time provided from Unit A 0 = Dead time provided fro	_	<u> </u>	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 15 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 2 DTS2A: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit	bit 7							bit 0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' x = Bit is unknown bit 15-6 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 0 = Dead time provided from Unit A bit 4 bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided fr												
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' in a set of the provided from Unit B in a set of the provided from Unit B bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit in a set of the provided from Unit B in a set of the provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit in a set of the provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM2 Signal Going Inactive bit in a set of the provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Inactive bit in a set of the provided from Unit A bit 4 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit in a set of the provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM1 Signal Going Inactive bit in a set of the provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit in a set of the provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit in a set of the provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit in a set of the provided from Unit A <	Legend:											
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-6 Unimplemented: Read as '0' bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit bit 5 DTS31: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS31: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A 1 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = De	R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
bit 15-6 Unimplemented: Read as '0' bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
bit 15-6 Unimplemented: Read as '0' bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A DtS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A												
bit 5 DTS3A: Dead-Time Select for PWM3 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A DTS2I: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead	bit 15-6	Unimplemen	ted: Read as ')'								
1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A DtS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A	bit 5	DTS3A: Dead	d-Time Select for	or PWM3 Sig	nal Going Activ	e bit						
bit 4 DTS3I: Dead-Time Select for PWM3 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A		1 = Dead time	1 = Dead time provided from Unit B									
bit 4 DTSSI: Dead-Time Select for PWMS signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A Dit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A Dit 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A	bit /				ol Coing Inacti	(a hit						
bit 3 DTS2A: Dead time provided from Unit B 1 = Dead time provided from Unit A bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A	DIL 4	1 – Dood time	time provided from Unit R									
bit 3 DTS2A: Dead-Time Select for PWM2 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit A DtS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A DtS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A DtS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A		D = Dead time provided from Unit A										
 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A 	bit 3	DTS2A: Dead	d-Time Select fo	or PWM2 Sig	nal Going Activ	e bit						
0 = Dead time provided from Unit A bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B		1 = Dead time	e provided from	Unit B	0							
bit 2 DTS2I: Dead-Time Select for PWM2 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A		0 = Dead time	0 = Dead time provided from Unit A									
 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A 	bit 2	DTS2I: Dead	-Time Select fo	r PWM2 Sign	al Going Inactiv	/e bit						
0 = Dead time provided from Unit A bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A		1 = Dead time	e provided from	Unit B								
bit 1 DTS1A: Dead-Time Select for PWM1 Signal Going Active bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B 0 = Dead time provided from Unit A		0 = Dead time	e provided from	Unit A								
 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A bit 0 DTS1I: Dead-Time Select for PWM1 Signal Going Inactive bit 1 = Dead time provided from Unit B 0 = Dead time provided from Unit A 	bit 1	DTS1A: Dead	d-Time Select for	or PWM1 Sig	nal Going Activ	e bit						
bit 0 DTS1I: Dead time provided from Unit A 1 = Dead time provided from Unit B 0 = Dead time provided from Unit B		1 = Dead time	1 = Dead time provided from Unit B									
1 = Dead time provided from Unit B D = Dead time provided from Unit A	h:4 0		e provided from			h-14						
\perp = Dead time provided from Unit B Ω = Dead time provided from Unit A	DIT U		- I Ime Select to	r PVVIVI 1 Sign	ai Going Inactiv	/e dit						
		⊥ = Dead time	e provided from	Unit B								

REGISTER 15-8: PxDTCON2: PWMx DEAD-TIME CONTROL REGISTER 2

REGISTER 15-12: PxDC1: PWMx DUTY CYCLE 1 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	1<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	:1<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set				0' = Bit is cleared $x = Bit is unknown$				

bit 15-0 PDC1<15:0>: PWMx Duty Cycle 1 Value bits

REGISTER 15-13: PxDC2: PWMx DUTY CYCLE 2 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC2	2<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PDC2<15:0>: PWMx Duty Cycle 2 Value bits

REGISTER 15-14: PxDC3: PWMx DUTY CYCLE 3 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC:	3<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	3<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 PDC3<15:0>: PWMx Duty Cycle 3 Value bits

U-0	U-	0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	-	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15								bit 8
R/W-	0 R/W	/-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	(2) CK	P	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾
bit 7								bit 0
Legend:								
R = Read	dable bit	,	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Valu	e at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13	Unimp	lemente	ed: Read as '	0'				
bit 12	DISSC	K: Disat	ole SCKx pin	bit (SPI Maste	er modes only)			
	1 = Interior	ernal SP	I clock is disa	bled, pin func	tions as I/O			
	0 = Inte	ernal SP	'I clock is ena	bled				
Dit 11		U: Disai	ble SDOx pin	Dit the readules r				
	1 = SD 0 = SD	Ox pin i Ox pin i	s not used by s controlled b	the module; p v the module	Din functions a	s I/O		
bit 10	MODE	16: Wor	d/Byte Comm	unication Sel	ect bit			
	1 = Co	mmunic	ation is word-	wide (16 bits)				
	0 = Co	mmunic	ation is byte-	vide (8 bits)				
bit 9	SMP: S	SPIx Dat	ta Input Samp	le Phase bit				
	Master	mode:						
	1 = lnp	ut data :	sampled at er	nd of data outp	out time			
	∪ = IIIp Slave r	ui uaia : node:	sampleu al m		utput time			
	SMP m	iust be c	cleared when	SPIx is used i	n Slave mode			
bit 8	CKE: C	lock Ed	lge Select bit	1)				
	1 = Se	rial outp	ut data chang	es on transitio	on from active	clock state to Id	le clock state (see bit 6)
	0 = Se i	rial outp	ut data chang	es on transitio	on from Idle clo	ock state to activ	ve clock state (s	see bit 6)
bit 7	SSEN:	SPIx SI	ave Select Er	nable bit (Slav	e mode) ⁽²⁾			
	$1 = \frac{SS}{SS}$	<u>x</u> pin is i	used for Slav	e mode		have a set from a time		
h :+ C	0 = 20	x pin is i Naak Da	not used by tr	ie module, pir	i is controlled i	by port function		
DIT 6			or clock in a h)II iah lovol: ootiv	va atata ia a lav			
	1 = Idle 0 = Idle	\perp = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level						
bit 5	MSTEN	MSTEN: Master Mode Enable bit						
	1 = Master mode							
	0 = Sla	ve mod	е					
Note 1:	The CKE bit	is not u	ised in the Fr	amed SPI mor	des. Program f	his bit to '0' for	the Framed SP	'l modes
	(FRMEN = 1	L).						
2:	This bit mus	t be clea	ared when FF	RMEN = 1.				
3:	Do not set b	o not set both primary and secondary prescalers to a value of 1:1.						

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1





23.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/ MC)101/102 and dsPIC33FJ32(GP/ MC)101/102/104 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programming (DS70207) and and Diagnostics" "Device Configuration" (DS70194) in the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/ MC)101/102/104 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

23.1 Configuration Bits

The Configuration Shadow register bits can be configured (read as '0') or left unprogrammed (read as '1') to select various device configurations. These read-only bits are mapped starting at program memory location, 0xF80000. A detailed explanation of the various bit functions is provided in Table 23-4.

Note that address, 0xF80000, is beyond the user program memory space and belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using Table Reads.

dsPIC33FJ16(GP/MC)101/102 In and dsPIC33FJ32(GP/MC)101/102/104 devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-2. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

DC CHARACT	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions				
Idle Current (IIDLE): Core Off, Clock On Base Current ⁽²⁾ – dsPIC33FJ32(GP/MC)10X Devices								
DC40d	0.4	1.0	mA	-40°C				
DC40a	0.4	1.0	mA	+25°C	2 2)/	LPRC		
DC40b	0.4	1.0	mA	+85°C	3.3V	(32.768 kHz) ⁽³⁾		
DC40c	0.5	1.0	mA	+125°C				
DC41d	0.5	1.1	mA	-40°C				
DC41a	0.5	1.1	mA	+25°C	2 2\/	1 MIDC(3)		
DC41b	0.5	1.1	mA	+85°C	3.3V			
DC41c	0.8	1.1	mA	+125°C				
DC42d	0.9	1.6	mA	-40°C				
DC42a	0.9	1.6	mA	+25°C	2.21/			
DC42b	1.0	1.6	mA	+85°C	5.50	4 WIF 3. 7		
DC42c	1.2	1.6	mA	+125°C				
DC43a	1.6	2.6	mA	+25°C				
DC43d	1.6	2.6	mA	-40°C	2.21/	10 MIDe(3)		
DC43b	1.7	2.6	mA	+85°C	3.3V	10 1011-517		
DC43c	2.0	2.6	mA	+125°C				
DC44d	2.4	3.8	mA	-40°C				
DC44a	2.4	3.8	mA	+25°C	2 2\/	16 MIDS(3)		
DC44b	2.6	3.8	mA	+85°C	3.3V			
DC44c	2.9	3.8	mA	+125°C	1			

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized, but not tested in manufacturing.



FIGURE 26-31: ADC CONVERSION TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000





АС СН	AC CHARACTERISTICS			d Operat otherwis	ting Cond se stated) rature -4 -4	itions: 3. 0°C ≤ Ta 0°C ≤ Ta	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended		
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
		Clock	Paramet	ers ⁽²⁾					
AD50	TAD	ADC Clock Period	76		_	ns			
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns			
	Conversion Rates								
AD55	tCONV	Conversion Time		12 Tad	—	_			
AD56	FCNV	Throughput Rate			1.1	Msps			
AD57	TSAMP	Sample Time	2.0 Tad						
		Timin	g Paramo	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 Tad	—	3.0 Tad		Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 Tad	—	3.0 Tad				
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 TAD	—	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾		—	20	μS			

TABLE 26-49: 10-BIT ADC CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

28.1 Package Marking Information (Continued)

28-Lead SPDIP



28-Lead SOIC





Example



28-Lead SSOP



28-Lead QFN



36-Lead VTLA



Example



Example



Example



Section Name	Update Description					
Section 7.0 "Interrupt	Updated the Interrupt Vectors (see Table 7-1).					
Controller"	The following registers were updated or added:					
	Register 7-5: IFS0: Interrupt Flag Status Register 0					
	Register 7-11: IEC1: Interrupt Enable Control Register 1					
	Register 7-21: IPC6: Interrupt Priority Control Register 6					
Section 9.0 "Power- Saving Features"	Updated 9.5 PMD Control Registers.					
Section 10.0 "I/O Ports"	Updated TABLE 10-1: Selectable Input Sources (Maps Input to Function) ⁽¹⁾ .					
	Updated TABLE 10-2: Output Selection for Remappable Pin (RPn)					
	The following registers were updated or added:					
	Register 10-4: RPINR4: Peripheral Pin Select Input Register 4					
	Register 10-6: RPINR8: Peripheral Pin Select Input Register 8					
	Register 10-19: RPOR8: Peripheral Pin Select Output Register 8					
	Register 10-20: RPOR9: Peripheral Pin Select Output Register 9					
	Register 10-21: RPOR10: Peripheral Pin Select Output Register 10					
	Register 10-22: RPOR11: Peripheral Pin Select Output Register 11					
	Register 10-23: RPOR12: Peripheral Pin Select Output Register 12					
Section 12.0 "Timer2/3 and Timer4/5"	The features and operation information was extensively updated in support of Timer4/5 (see Section 12.1 "32-Bit Operation" and Section 12.2 "16-Bit Operation").					
	The block diagrams were updated in support of the new timers (see Figure 12-1, Figure 12-2, and Figure 12-3).					
	The following registers were added:					
	Register 12-3: T4CON: Timer4 Control Register(1)					
	Register 12-4: T5CON: Timer5 Control Register(1)					
Section 15.0 "Motor	Updated TABLE 15-1: Internal Pull-down resistors on PWM Fault pins.					
	Note 2 was added to Register 15-5: PWMXCON1: PWMx Control Register 1 ⁽¹⁾ .					
Section 19.0 "10-Bit	The number of available input pins and channels were updated from six to 14.					
Analog-to-Digital Converter (ADC)"	Updated FIGURE 19-1: ADC1 Block Diagram for dsPIC33FJXX(GP/MC)101 Devices.					
	Updated FIGURE 19-2: ADC1 Block Diagram for dsPIC33FJXX(GP/MC)102 Devices.					
	Added FIGURE 19-3: ADC1 Block Diagram for dsPIC33FJ32(GP/MC)104 Devices.					
	 The following registers were updated: Register 19-4: AD1CHS123: ADC1 Input Channel 1, 2, 3 Select Register Register 19-5: AD1CHS0: ADC1 INPUT Channel 0 select Register Register 19-6: AD1CSSL: ADC1 Input Scan Select Register Low^(1,2,3) 					
	 Register 19-7: AD1PCFGL: ADC1 Port Configuration Register Low^(1,2,3) 					

TABLE A-3: MAJOR SECTION UPDATES (CONTINUED)

NOTES: