



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32gp104t-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



NOTES:

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or Integer DSP Multiply (IF)
- Signed or Unsigned DSP Multiply (US)
- Conventional or Convergent Rounding (RND)
- · Automatic Saturation On/Off for ACCA (SATA)
- Automatic Saturation On/Off for ACCB (SATB)
- Automatic Saturation On/Off for Writes to Data Memory (SATDW)
- Accumulator Saturation mode Selection (ACCSAT)
- A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:	DSP INSTRUCTIONS
	SUMMARY

Instruction	Algebraic Operation	ACC Write Back		
CLR	A = 0	Yes		
ED	$A = (x - y)^2$	No		
EDAC	$A = A + (x - y)^2$	No		
MAC	A = A + (x * y)	Yes		
MAC	$A = A + x^2$	No		
MOVSAC	No change in A	Yes		
MPY	A = x * y	No		
MPY	$A = x^2$	No		
MPY.N	A = -x * y	No		
MSC	A = A - x * y	Yes		

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow, and therefore, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS Register to determine whether either accumulator has overflowed, or one bit to determine whether either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation:
- When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 value (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.6.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator which is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct:
- The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+ = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word (lsw) is simply discarded.

Conventional rounding will zero-extend bit 15 of the accumulator and will add it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (LSb), bit 16 of the accumulator, of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

5.2 RTSP Operation

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions); and to program one word. Table 26-12 shows typical erase and programming times. The 8-row erase pages are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the operation is finished.

The programming time depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3). Use the following formula to calculate the minimum and maximum values for the Word write time and page erase time (see Parameters D138a and D138b, and Parameters D137a and D137b in Table 26-12, respectively).

EQUATION 5-1: PROGRAMMING TIME

 $\frac{T}{7.37 \text{ MHz} \times (FRC \text{ Accuracy})\% \times (FRC \text{ Tuning})\%}$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 2\%$. If the TUN<5:0> bits (see Register 8-3) are set to `b000000, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

 $T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 + 0.02) \times (1 - 0.00375)} = 47.4 \mu s$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{355 \ Cycles}{7.37 \ MHz \times (1 - 0.02) \times (1 - 0.00375)} = 49.3 \mu s$$

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one word (24 bits) of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Note:	Performing a page erase operation on the									
	last page of program memory will clear the									
	Flash Configuration Words, thereby									
	enabling code protection as a result.									
	Therefore, users should avoid performing									
	page erase operations on the last page of									
	program memory.									

Refer to **"Flash Programming"** (DS70191) in the *"dsPIC33/PIC24 Family Reference Manual"* for details and codes examples on programming using RTSP.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

6.5 External Reset (EXTR)

The External Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 26.0** "**Electrical Characteristics**" for minimum pulse-width specifications. The External Reset pin (MCLR) bit (EXTR) in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This External Reset signal can be directly connected to the MCLR pin to reset the device when the rest of the system is reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the External Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The External Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain as the source. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software RESET (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the Software Reset.

6.7 Watchdog Timer Time-out Reset (WDTO)

Whenever a Watchdog Timer Time-out Reset occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Timer Reset. Refer to **Section 23.4 "Watchdog Timer (WDT)**" for more information on the Watchdog Timer Reset.

6.8 Trap Conflict Reset

If a lower priority hard trap occurs while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of Priority Level 13 through Level 15, inclusive. The address error (Level 13) and oscillator error (Level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

6.9 Configuration Mismatch Reset

To maintain the integrity of the Peripheral Pin Select Control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the Configuration Mismatch Reset. Refer to **Section 10.0 "I/O Ports"** for more information on the Configuration Mismatch Reset.

Note: The Configuration Mismatch feature and associated Reset flag is not available on all devices.

6.10 Illegal Condition Device Reset

An Illegal Condition Device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the Illegal Condition Device Reset.

6.10.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—	—				—	
bit 15	·						bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	<u> </u>	_	—	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	x = Bit is unknown	
bit 15	ALTIVT: Enab	ole Alternate Int	terrupt Vector	Table bit				
	1 = Uses Alte	rnate Interrupt	Vector Table	(- I - f I4)				
L:1 4 4	0 = Uses stan	dard Interrupt	vector lable (default)				
Dit 14	DISI: DISI IN	struction Status	s dit					
	1 = DISI Inst 0 = DISI inst	ruction is active	e ctive					
bit 13-3	Unimplemen	ted: Read as ')'					
bit 2	INT2EP: Exte	rnal Interrupt 2	Edae Detect	Polarity Selec	t bit			
	1 = Interrupt of	on negative edg	ge	,				
	0 = Interrupt o	on positive edg	e					
bit 1	INT1EP: Exte	rnal Interrupt 1	Edge Detect	Polarity Selec	t bit			
	1 = Interrupt of	on negative edg	ge					
	0 = Interrupt o	on positive edge	e					
bit 0	INTOEP: Exte	rnal Interrupt 0	Edge Detect	Polarity Selec	t bit			
	1 = Interrupt of	on negative edg	ge					
		n positive edge	C					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
	—	CTMUIF	—	—		—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
	—	_	—	—		U1EIF	FLTB1IF ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit					
	1 = Interrupt r	request has occ	curred					
	0 = Interrupt r	request has not	occurred					
bit 12-2	Unimplemen	ted: Read as '	0'					
bit 1	U1EIF: UART	1 Error Interru	ot Flag Status	bit				
	1 = Interrupt r	request has occ	curred					
	0 = Interrupt r	request has not	occurred					
bit 0	FLTB1IF: PW	/M1 Fault B Inte	errupt Flag Sta	atus bit ⁽¹⁾				
	1 = Interrupt r	request has occ	curred					
	0 = Interrupt r	request has not	occurred					

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is available in dsPIC(16/32)MC102/104 devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_			RP21R<4:0>(1)	
bit 15	·						bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_			RP20R<4:0>(1)	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	Iown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	RP21R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP21 Output I	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	RP20R<4:0>:	Peripheral Ou	Itput Function	is Assigned to	RP20 Output I	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			

REGISTER 10-21: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

REGISTER 10-22: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—				RP23R<4:0>(1	1)	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—				RP22R<4:0>(1	1)	
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	RP23R<4:0>:	Peripheral Ou	tput Function	is Assigned to	RP23 Output F	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	RP22R<4:0>	Peripheral Ou	tput Function	is Assigned to	RP22 Output F	Pin bits ⁽¹⁾	
	(see Table 10	-2 for periphera	al function nu	mbers)			
Note 1:	These bits are ava	ilable in dsPIC	33FJ32(GP/N	IC)104 devices	s only.		

15.0 MOTOR CONTROL PWM MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Motor Control PWM" (DS70187) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ16MC10X devices have a 6-channel Pulse-Width Modulation (PWM) module.

The PWM module has the following features:

- Up to 16-bit resolution
- On-the-fly PWM frequency changes
- Edge-Aligned and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or BLDC
- Special event comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

15.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SEVTDIR ⁽¹⁾		SEVTCMP<14:8> ⁽²⁾									
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			SEVTCI	MP<7:0> (2)							
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable bi	t	U = Unimplen	nented bit, rea	d as '0'					
-n = Value at POR '1' = Bit is set				0' = Bit is cleared $x = Bit is unknown$							
bit 15	SEVTDIR: S	Special Event Trigg	ger Time Ba	ase Direction bit	(1)						
	1 = A Specia	al Event Trigger w	ill occur wh	en the PWMx tir	me base is co	unting down					

REGISTER 15-4: PxSECMP: PWMx SPECIAL EVENT COMPARE REGISTER

0 = A Special Event Trigger will occur when the PWMx time base is counting up

bit 14-0 SEVTCMP<14:0>: Special Event Compare Value bits⁽²⁾

Note 1: SEVTDIR is compared with PTDIR (PxTMR<15>) to generate the Special Event Trigger.

2: PxSECMP<14:0> is compared with PxTMR<14:0> to generate the Special Event Trigger.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	_		PMOD3	PMOD2	PMOD1
bit 15	÷					•	bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_	PEN3H ⁽²	²⁾ PEN2H ⁽²⁾	PEN1H ⁽²⁾	—	PEN3L ⁽²⁾	PEN2L ⁽²⁾	PEN1L ⁽²⁾
bit 7							bit 0
Legend:							
R = Read	lable bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-11	Unimplem	ented: Read as '	0'				
bit 10-8	PMOD<3:1	1>: PWMx I/O Pai	r Mode bits				
	1 = PWMx	I/O pin pair is in t	he Independe	ent PWM Outp	ut mode		
	0 = PWMx	I/O pin pair is in t	he Compleme	entary Output r	mode		
bit 7	Unimplem	ented: Read as '	0'	2)			
bit 6-4	PEN3H:PE	EN1H: PWMxH I/(D Enable bits ⁽²	2)			
	1 = PWMx	H pin is enabled f	or PWMx outp	out			
hit 2				nes a general j	purpose I/O		
DIT 3		iented: Read as	U 	`			
bit 2-0	PEN3L:PE	:N1L: PWMxL I/O	Enable bits				
	$\perp = PVVIVIX$ 0 - PWMx	L pin is enabled to	or PVVIVIX outp I/O nin hecom	out Des a general r			
				ies a general p	Supose 1/O		
Note 1:	The PWMxCON	11 register is a wr	ite-protected r	egister. Refer	to Section 15.3	"Write-Protec	ted
0-	Registers" for i	more information		sequence.		evention hit (CD	
2:		IS TOP THESE DITS DE	epends on the	setting of the		guration bit (FP	OK < 1 >):
	 If PVVMPIN = 	1 (default), the P	vvivi pins are o	controlled by th	ne PORT registe	er at Reset, mea	aning they

REGISTER 15-5: PWMxCON1: PWMx CONTROL REGISTER 1⁽¹⁾

are initially programmed as inputs (i.e., tri-stated).
If PWMPIN = 0, the PWM pins are controlled by the PWM module at Reset and are therefore, initially programmed as output pins.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	
bit 15							bit 8	
R/W-	0 U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	
FLTA	— N	FAEN3 FAEN2 FAE						
bit 7							bit 0	
Legend:								
R = Read	lable bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13-8	FAOV<3:1>H	l:FAOV<3:1>L	: Fault Input A	PWMx Overri	de Value bits			
	1 = The PWN 0 = The PWN	1x output pin is 1x output pin is	driven active	on an external e on an externa	Fault input even al Fault input even	ent vent		
bit 7	FLTAM: Fault	t A Mode bit						
	1 = The Fault	A input pin fur	octions in the C	Cycle-by-Cycle	mode			
	0 = The Fault	A input pin late	ches all contro	ol pins to the pr	ogrammed stat	es in PxFLTAC	ON<13:8>	
bit 6-3	Unimplemen	ted: Read as '	0'					
bit 2	FAEN3: Fault	Input A Enable	e bit					
	1 = PWMxH3 0 = PWMxH3	/PWMxL3 pin p /PWMxL3 pin p	pair is controlle	ed by Fault Inp trolled by Fault	ut A Input A			
bit 1	FAEN2: Fault	Input A Enable	e bit	, ,	I			
	1 = PWMxH2	/PWMxL2 pin p	pair is controlle	ed by Fault Inp	ut A			
	0 = PWMxH2	/PWMxL2 pin p	pair is not cont	trolled by Fault	Input A			
bit 0	FAEN1: Fault	Input A Enable	e bit					
	1 = PWMxH1	/PWMxL1 pin p	pair is controlle	ed by Fault Inp	ut A			
	$0 = PVVIVIX \Pi I$		Dair is not com	Iolied by Fault	Input A			
Note 1:	Comparator output	ts are not interr	nally connecte	d to the PWM	Fault control lo	gic. If using the	comparator	
	dedicated FLTA1 of	generation, the	user must ex nin	ternally connec	t the desired c	omparator outp	ut pin to the	
2:	Refer to Table 15-	1 for FLTA1 im	plementation of	letails.				
3:	The PxFLTACON r	egister is a writ	e-protected re	gister. Refer to	Section 15.3 "	Write-Protecte	d Registers"	
	for more informatio	n on the unlock	sequence.				-	
4:	During any Reset e "PWM Faults".	event, FLTA1 is	s enabled by d	lefault and mus	st be cleared as	described in S	ection 15.2	

REGISTER 15-9: PxFLTACON: PWMx FAULT A CONTROL REGISTER^(1,2,3,4)





19.5 ADC Control Registers

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
ADON		ADSIDL	—	—	—	FORM1	FORM0				
bit 15		b									
-											
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS				
SSRC2	SSRC1	SSRC0	_	SIMSAM	ASAM	SAMP	DONE				
bit 7							bit 0				
					• • • • • • • •		<u></u>				
Legend:		C = Clearable	bit	HS = Hardwar	e Settable bit	HC = Hardware	Clearable bit				
R = Reada	able bit	W = Writable	bit		iented bit, read a	as '0'					
-n = Value	at POR	$1^{\prime} = Bit is set$		$0^{\circ} = Bit is clear$	ared	x = Bit is unknow	wn				
64 4 C			lada hit								
DIL 15		module is opera	ating								
	0 = ADC1	is off	alling								
bit 14	Unimpleme	ented: Read as	· 0'								
bit 13	ADSIDL: A	DC1 Stop in Idl	e Mode bit								
	1 = Discon	tinues module o	operation wh	en device ente	rs Idle mode						
	0 = Continu	ues module ope	eration in Idle	e mode							
bit 12-10	Unimpleme	ented: Read as	·'O'								
bit 9-8	FORM<1:0	>: Data Output	Format bits								
	11 = Signed	d fractional (Do	UT = sddd d	1ddd dd00 0(000, where s = .	NOT.d<9>)					
	01 = Signed	d integer (Dout	=sss ss	sd dddd ddd	d, where $s = .NC$	DT.d<9>)					
	00 = Intege	r (DOUT = 0000	00dd ddd	ld dddd)							
bit 7-5	SSRC<2:0>	Sample Clock	k Source Sel	ect bits							
	111 = Inter	rnal counter end	ds sampling	and starts conv	ersion (auto-con	vert)					
	110 = CIN 101 = Res	10 erved									
	100 = Res	erved									
	011 = Moto	or control PWM	interval end	s sampling and	starts conversio	_{nn} (1)					
	010 = GP	Timer3 compare	e ends samp	ling and starts	conversion d starts conversi	on					
	000 = Clea	aring SAMP bit	ends samplir	ng and starts co	nversion						
bit 4	Unimpleme	ented: Read as	· 0'								
bit 3	SIMSAM: S	Simultaneous Sa	ample Select	bit (applicable	only when CHP	S<1:0> = 01 or 1	x)				
	1 = Sample	es CH0, CH1, C	H2, CH3 sin	nultaneously (w	hen CHPS<1:0>	= 1x) or sample	s CH0 and CH1				
	simulta	neously (when	CHPS<1:0>	= 01)	20						
hit 2		ci Samola Aut	nicis inuiviul o-Start hit	any in sequen	JC						
	1 = Sampli	ing begins imm	ediatelv after	r last conversio	n: SAMP bit is a	uto-set					
	0 = Sampli	ng begins wher	the SAMP I	bit is set							
Note 1:	This feature is	available in ds	PIC33FJ(16/	32)MC10X dev	ices only.						

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-Bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 24-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write-back destination address register \in {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address $\in \{0x00000x1FFF\}$
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in \{0255\}$
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal \in {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal \in {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register \in { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm, Wn	Dividend, Divisor Working register pair (direct addressing)

26.1 DC Characteristics

TABLE 26-1: OPERATING MIPS vs. VOLTAGE

	Voo Bango	Tomp Bango	Max MIPS		
Characteristic	(in Volts)	(in °C)	dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104		
DC5	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	16		
	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	16		

Note 1: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	D PINT + PIO		W	
$I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$					
Maximum Allowed Power Dissipation		(TJ – ΤΑ)/θJΑ			W

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 18-pin PDIP	θJA	50		°C/W	1
Package Thermal Resistance, 20-pin PDIP	θJA	50	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θJA	50	—	°C/W	1
Package Thermal Resistance, 18-pin SOIC	θJA	63	—	°C/W	1
Package Thermal Resistance, 20-pin SOIC	θJA	63	—	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θJA	55	—	°C/W	1
Package Thermal Resistance, 20-pin SSOP	θJA	90	—	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θJA	71	—	°C/W	1
Package Thermal Resistance, 28-pin QFN (6x6 mm)	θJA	37	—	°C/W	1
Package Thermal Resistance, 36-pin VTLA (5x5 mm)	θJA	31.1	—	°C/W	1
Package Thermal Resistance, 44-pin TQFP	θJA	45	—	°C/W	1, 2
Package Thermal Resistance, 44-pin QFN	θJA	32	—	°C/W	1, 2
Package Thermal Resistance, 44-pin VTLA	θJA	30	—	°C/W	1, 2

Note 1: Junction to ambient thermal resistance; Theta-JA (θ JA) numbers are achieved by package simulations.

2: This package is available in dsPIC33FJ32(GP/MC)104 devices only.





AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \ fo \\ -40^\circ C \leq TA \leq +125^\circ C \ f \end{array}$			/ or Industrial for Extended		
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	32	MHz	EC
		Oscillator Crystal Frequency	3.0 10 31		10 32 33	MHz MHz kHz	MS HS SOSC
OS20	Tosc	Tosc = 1/Fosc	31.25		DC	ns	
OS25	Тсү	Instruction Cycle Time ^(2,4)	62.5	—	DC	ns	
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.45 x Tosc	_	_	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	—	_	20	ns	EC
OS40	TckR	CLKO Rise Time ^(3,5)	—	6	10	ns	
OS41	TckF	CLKO Fall Time ^(3,5)		6	10	ns	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V, TA = +25°C

TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 32 MHz only.
- **5:** These parameters are characterized by similarity, but are not tested in manufacturing.



FIGURE 26-15: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X



FIGURE 26-16: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X