

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $\cdot \mathbf{X} \mathbf{F}$

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT
Number of I/O	15
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	1K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc101-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

4.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices is also used as a Software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. However, the stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x0C00 in RAM, initialize the SPLIM with the value 0x0BFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.7 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM Segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM Segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-40 form the basis of the addressing modes that are optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those provided in other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

6.3 POR

A POR circuit ensures the device is reset from poweron. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures that the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 26.0** "**Electrical Characteristics**" for details.

The Power-on Reset (POR) status bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.4 BOR and PWRT

The on-chip regulator has a BOR circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The Brown-out Reset (BOR) status bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The Power-up Timer (PWRT) provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

Refer to **Section 23.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.




FIGURE 6-3: BROWN-OUT RESET SITUATIONS

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—		CTMUIE	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
			—	—	—	U1EIE	FLTB1IE ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	CTMUIE: CTM	MU Interrupt Er	nable bit					
		request is enab						
	-	request is not e						
bit 12-2	Unimplemen	ted: Read as '	0'					
bit 1	U1EIE: UART	1 Error Interru	pt Enable bit					
	1 = Interrupt request is enabled							
0 = Interrupt request is not enabled								
bit 0	bit 0 FLTB1IE: PWM1 Fault B Interrupt Enable bit ⁽¹⁾							
	•	request has occ						
	0 = Interrupt r	request has not	occurred					
Note 1: This	bit is available	e in dsPIC(16/3	2)MC102/104	devices only.				

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

9.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the powersaving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the UART module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the UART module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMDx) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMDx control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMDx register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMDx register by default.

Note: If a PMDx bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMDx bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

PMD Control Registers 9.5

R/W-0 U-0 R/W-0 U-0 R/W-0 U-0 R/W-0 I2C1MD	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
R/W-0 U-0 R/W-0 U-0 R/W-0 U-0 R/W-0 I2C1MD	T5MD ⁽¹⁾	T4MD ⁽¹⁾	T3MD	T2MD	T1MD	_	PWM1MD	_
I2C1MD - U1MD - SPI1MD - AD1MDf2 bit 7 bit - bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' nn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TSMD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer6 module is disabled 0 = Timer7 module is disabled bit 14 T4MD: Timer4 Module Disable bit ⁽¹⁾ 1 = Timer6 module is enabled 0 = Timer7 module is disabled 0 = Timer7 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer7 module is disabled 0 = Timer7 module is enabled bit 14 T4MD: Timer2 Module Disable bit 1 = Timer2 module is enabled 0 = Timer7 module is disabled bit 11 Timer2 module is disabled 0 = Timer4 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled bit 11 Timer2 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled bit 11 Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled	bit 15	•		1				bit
I2C1MD - U1MD - SPI1MD - AD1MDf2 bit 7 bit - bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' nn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TSMD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer6 module is disabled 0 = Timer7 module is disabled bit 14 T4MD: Timer4 Module Disable bit ⁽¹⁾ 1 = Timer6 module is enabled 0 = Timer7 module is disabled 0 = Timer7 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer7 module is disabled 0 = Timer7 module is enabled bit 14 T4MD: Timer2 Module Disable bit 1 = Timer2 module is enabled 0 = Timer7 module is disabled bit 11 Timer2 module is disabled 0 = Timer4 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled bit 11 Timer2 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled bit 11 Timer1 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled								
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T5MD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is enabled 0 = Timer5 module is enabled 0 = Timer4 module is enabled 0 = Timer4 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is enabled 0 = Timer4 module Disable bit 1 = Timer2 Module Disable bit 1 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer4 module is enabled 0 = Timer7 module is enabled 0 = Timer7 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = UART1 modul	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 T5MD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer5 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is enabled 0 = Timer2 module is enabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is enabled 0 = Timer4 module is disabled 0 = UXM11 module is disabled 0 = UXM11 module is disabled 0 = UART1 module is disabled 0 = UART4 module i	I2C1MD		U1MD		SPI1MD	_	—	AD1MD ⁽²⁾
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 15 TSMD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled Dit 14 T4MD: Timer6 Module Disable bit ⁽¹⁾ 1 = Timer6 module is enabled 0 = Timer6 module is enabled Dit 13 T3MD: Timer3 Module Disable bit 1 = Timer7 module is disabled 0 = Timer7 module is disabled Dit 12 T2MD: Timer1 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled Dit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer4 module is disabled Dit 10 Unimplemented: Read as '0' 0 0 0 Dit 10 Unimplemented: Read as '0' 0 0 0 Dit 11 T1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 Dit 10 Unimplemented: Read as '0' 0 0 0 0 0 Dit 3	bit 7							bit
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown Dit 15 TSMD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled 0 = Timer6 module is enabled Dit 14 T4MD: Timer6 Module Disable bit ⁽¹⁾ 1 = Timer6 module is enabled 0 = Timer6 module is enabled Dit 13 T3MD: Timer3 Module Disable bit 1 = Timer7 module is disabled 0 = Timer7 module is disabled Dit 12 T2MD: Timer1 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled Dit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer4 module is disabled Dit 10 Unimplemented: Read as '0' 0 0 0 Dit 10 Unimplemented: Read as '0' 0 0 0 Dit 11 T1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 Dit 10 Unimplemented: Read as '0' 0 0 0 0 0 Dit 3	Legend:							
m = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TSMD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer5 module is disabled bit 14 TAMD: Timer4 Module Disable bit ⁽¹⁾ 1 = Timer4 module is disabled 0 = Timer4 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled bit 12 T2MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled bit 10 Unimplemented: Read as '0' 0 0 0 bit 8 Unimplemented: Read as '0' 0 1 = I2C1 module is disabled 0 = I2C1 module is disabled bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled bit 6 Unimplemented: Read as '0' 0	-	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'	
bit 15 T5MD: Timer5 Module Disable bit ⁽¹⁾ 1 = Timer5 module is disabled 0 = Timer5 module is disabled 1 = Timer4 Module Disable bit ⁽¹⁾ 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is disabled 0 = Timer1 module Disable bit 1 = Timer1 module is disabled 0 = WM1MD: PVM1 Module Disable bit 1 = PWM1 module is disabled 0 = PVWM1 module is disabled 0 = PVW1 module is disabled 0 = VIM1	-n = Value a	t POR	'1' = Bit is set	t	•			nown
1 = Timer5 module is disabled 0 = Timer5 module is enabled 0 = Timer4 Module Disable bit 1 = Timer4 module is enabled 0 = Timer4 module is enabled 0 = Timer3 module is enabled 0 = Timer3 module is disable bit 1 = Timer3 module is disabled 0 = Timer2 module is enabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = PWM1 MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is enabled 0 = I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled 0 = I2C1 module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled								
0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer3 Module Disable bit 1 = Timer3 module is enabled 0 = Timer4 module is disabled 0 = Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer2 module is enabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWM1 module is disabled 0 = I2C1 Module Disable bit 1 = I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled<	bit 15	T5MD: Time	r5 Module Disa	ble bit ⁽¹⁾				
bit 14 T4MD: Timer4 Module Disable bit ⁽¹⁾ 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = PWM1 module is disabled 0 = I2C1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled <		1 = Timer5 n	nodule is disabl	ed				
1 = Timer4 module is disabled 0 = Timer4 module is enabled 0 = Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is enabled 0 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is enabled 0 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWM1 module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module Disable bit 1 = I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled 0 = UART1 module is enabled		0 = Timer5 n	nodule is enable	ed				
0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is enabled 0 = Timer3 module is enabled 0 = Timer2 module is enabled 0 = Timer2 module is enabled 0 = Timer1 module is disabled 0 = PWM1MD: PVW1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PUM1 module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = 12C1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled 0 = UART1 module is enabled 0 =	bit 14							
bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is enabled 0 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = PWM1 MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is enabled 0 = PWM1 module is disabled 0 = PUM1 module is disabled 0 = PWM1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled								
1 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is enabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is disabled 0 = PWM1MD: PWM1 Module Disable bit 1 = PVWM1 module is enabled 0 = PWM1 module is enabled 0 = PWM1 module is enabled 0 = VATI module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled 0 = UART1 module is enabled 0 = UART1 modu	h:: 40							
0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = PWM1 MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled 0 = I2C1 module is disabled 0 = I2C1 module Disable bit 1 = UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled	DIT 13							
bit 12 T2MD : Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD : Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 3 PWM1MD : PWM1 Module Disable bit 1 = PWM1 module is enabled 0 = PWM1 module is enabled bit 4 Unimplemented: Read as '0' bit 5 Unimplemented: Read as '0' bit 6 Unimplemented: Read as '0' bit 7 I2C1MD : I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled bit 6 Unimplemented: Read as '0' bit 5 U1MD : UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'								
1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWM1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is disabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled 0 = UART1 module is enabled 0 = UART1 module is enabled	bit 12	T2MD: Time	r2 Module Disa	ble bit				
bit 11 T1MD: Timer1 Module Disable bit $1 = Timer1$ module is disabled $0 = Timer1$ module is enabledbit 10 Unimplemented: Read as '0'bit 9 PWM1MD: PWM1 Module Disable bit $1 = PWM1$ module is disabled $0 = PWM1$ module is enabledbit 8 Unimplemented: Read as '0'bit 7 I2C1MD: I2C1 Module Disable bit $1 = I2C1$ module is disabled $0 = I2C1$ module is enabledbit 6 Unimplemented: Read as '0'bit 5 U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is disabled bit 4		1 = Timer2 n	nodule is disabl	ed				
1 = Timer1 module is disabled 0 = Timer1 module is enabled 0 = Timer1 module is enabled 0 = Timer1 module is enabled 0 = PWM1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is enabled 0 = I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled		0 = Timer2 n	nodule is enable	ed				
0 = Timer1 module is enabled bit 10 Unimplemented: Read as '0' bit 9 PWM1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is disabled 0 = PWM1 module is enabled 0 = PWM1 module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'	bit 11	T1MD: Time	r1 Module Disa	ble bit				
bit 10 Unimplemented: Read as '0' bit 9 PWM1MD: PWM1 Module Disable bit 1 = PWM1 module is disabled 0 = PWM1 module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is disabled 0 = I2C1 module is enabled 0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'								
bit 9PWM1MD: PWM1 Module Disable bit1 = PWM1 module is disabled 0 = PWM1 module is enabledbit 8Unimplemented: Read as '0'bit 7I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabledbit 6Unimplemented: Read as '0'bit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4Unimplemented: Read as '0'								
1 = PWM1 module is disabled $0 = PWM1$ module is enabledbit 8Unimplemented: Read as '0'bit 7I2C1MD: I2C1 Module Disable bit $1 = I2C1$ module is disabled $0 = I2C1$ module is enabledbit 6Unimplemented: Read as '0'bit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4Unimplemented: Read as '0'		-						
0 = PWM1 module is enabled bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'	bit 9							
bit 8 Unimplemented: Read as '0' bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 0 = UART1 module is enabled 0 bit 4 Unimplemented: Read as '0'								
bit 7 I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4	hit 8							
1 = 12C1 module is disabled $0 = 12C1$ module is enabled $0 = 12C1$ module is enabled $0 = 12C1$ module is enabled $0 = 12C1$ module is enabled $1 = UART1$ module Disable bit $1 = UART1$ module is enabled $0 = UART1$ module is enabled $0 = UART1$ module is enabled $0 = UART1$ module is enabled		-						
0 = I2C1 module is enabled bit 6 Unimplemented: Read as '0' bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4								
bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'								
1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 Unimplemented: Read as '0'	bit 6	Unimpleme	nted: Read as '	0'				
0 = UART1 module is enabledDit 4Unimplemented: Read as '0'	bit 5	U1MD: UAR	T1 Module Disa	able bit				
bit 4 Unimplemented: Read as '0'		1 = UART1 r	module is disabl	led				
		0 = UART1 r	nodule is enabl	ed				
Note 1: These bits are available in dsPIC33FJ32(GP/MC)10X devices only.	bit 4	Unimpleme	nted: Read as '	0'				
	Note 1: ⊤	hese bits are av	vailable in dsPl	C33FJ32(GP/	MC)10X devices	only.		

REGISTER 9-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

2: PCFGx bits have no effect if the ADC module is disabled by setting this bit. When the bit is set, all port pins that have been multiplexed with ANx will be in Digital mode.

10.7 Peripheral Pin Select Registers

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family of devices implements up to 23 registers for remappable peripheral configuration.

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 10.4.3.1 "Control Register Lock" for a specific command sequence.

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	_	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	lue at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown)			nown			

-n = value a	IT POR	T = Bit is set	0° = Bit is cleared	X = Bit is unknown
bit 15-13	Unimple	mented: Read as '0'		
bit 12-8	INT1R<4	1:0>: Assign External Interr	upt 1 (INTR1) to the Correspond	ding RPn Pin bits
		Input tied to Vss Reserved		
	•			
	•			
		Reserved Input tied to RP25		
	•			

bit 7-0 Unimplemented: Read as '0'

00001 = Input tied to RP1 00000 = Input tied to RP0

EXAMPLE 15-1: ASSEMBLY CODE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

	lled high externally in order to clear and disable the Fault register requires unlock sequence					
<pre>mov #0x4321,w11 mov #0x0000,w0 mov w10, PWM1KEY mov w11, PWM1KEY</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of P1FLTACON register in w0 ; Write first unlock key to PWM1KEY register ; Write second unlock key to PWM1KEY register ; Write desired value to P1FLTACON register</pre>					
	lled high externally in order to clear and disable the Fault register requires unlock sequence					
<pre>mov #0x4321,w11 mov #0x0000,w0 mov w10, PWM1KEY mov w11, PWM1KEY</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of P1FLTBCON register in w0 ; Write first unlock key to PWM1KEY register ; Write second unlock key to PWM1KEY register ; Write desired value to P1FLTBCON register</pre>					
; Enable all PWMs using PWM1CON1 register ; Writing to PWM1CON1 register requires unlock sequence						
<pre>mov #0x4321,w11 mov #0x0077,w0 mov w10, PWM1KEY mov w11, PWM1KEY</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of PWM1CON1 register in w0 ; Write first unlock key to PWM1KEY register ; Write second unlock key to PWM1KEY register ; Write desired value to PWM1CON1 register</pre>					

EXAMPLE 15-2: C CODE FOR WRITE-PROTECTED REGISTER UNLOCK AND FAULT CLEARING SEQUENCE

// FLTAl pin must be pulled high externally in order to clear and disable the Fault // Writing to PIFLTACON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTACON register __builtin_write_PWMSFR(&PIFLTACON, 0x0000, &PWM1KEY); // FLTBl pin must be pulled high externally in order to clear and disable the Fault // Writing to PIFLTBCON register requires unlock sequence // Use builtin function to write 0x0000 to PIFLTBCON register __builtin_write_PWMSFR(&PIFLTBCON, 0x0000, &PWM1KEY); // Enable all PWMs using PWM1CON1 register // Writing to PWM1CON1 register requires unlock sequence // Use builtin function to write 0x0077 to PWM1CON1 register __builtin_write_PWMSFR(&PWM1CON1, 0x0077, &PWM1KEY);

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—			—	PMOD3	PMOD2	PMOD1
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	PEN3H ⁽²⁾	PEN2H ⁽²⁾	PEN1H ⁽²⁾	—	PEN3L ⁽²⁾	PEN2L ⁽²⁾	PEN1L ⁽²⁾
bit 7							bit (
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown
) pin pair is in t) pin pair is in t					
bit 7		ted: Read as '	•	intary output			
bit 6-4	•	IH: PWMxH I/(2)			
	1 = PWMxH p	oin is enabled f oin is disabled,	or PWMx outp	out	purpose I/O		
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	PEN3L:PEN1	IL: PWMxL I/O	Enable bits ⁽²⁾)			
		in is enabled fo in is disabled,			purpose I/O		
Note 1:	The PWMxCON1 I Registers" for mo				to Section 15.3	Write-Protec	ted
2:	The Reset status f				PWMPIN Confi	guration bit (FP	POR<7>):
	• If PWMPIN = 1 (

REGISTER 15-5: PWMxCON1: PWMx CONTROL REGISTER 1⁽¹⁾

are initially programmed as inputs (i.e., tri-stated).
If PWMPIN = 0, the PWM pins are controlled by the PWM module at Reset and are therefore, initially programmed as output pins.

NOTES:

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

REGISTER 21-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	_	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit
	Contains a value of 0 or 1.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits
	Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 device families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU)" (DS70635) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four edge input trigger sources
- · Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · Precise time measurement resolution of 200 ps
- Accurate current source suitable for capacitive measurement
- On-chip temperature measurement using a built-in diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.


The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module, the edge delay generation, sequencing of edges, and controls the current source and the output trigger. CTMUCON2 controls the edge source selection, edge source polarity selection and edge sampling mode. The CTMUICON register controls the selection and trim of the current source.

Figure 22-1 shows the CTMU block diagram.

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions \in {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 destination Working registers ∈ {W0W15}
Wns	One of 16 source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions \in {W4W7}

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)






AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symb	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	32	MHz	EC
		Oscillator Crystal Frequency	3.0 10 31		10 32 33	MHz MHz kHz	MS HS SOSC
OS20	Tosc	Tosc = 1/Fosc	31.25	—	DC	ns	
OS25	Тсү	Instruction Cycle Time ^(2,4)	62.5	_	DC	ns	
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.45 x Tosc	—	_	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	-	_	20	ns	EC
OS40	TckR	CLKO Rise Time ^(3,5)		6	10	ns	
OS41	TckF	CLKO Fall Time ^(3,5)		6	10	ns	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V, TA = +25°C


TABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 32 MHz only.
- **5:** These parameters are characterized by similarity, but are not tested in manufacturing.








FIGURE 26-33: FORWARD VOLTAGE VERSUS TEMPERATURE

APPENDIX A: REVISION HISTORY

Revision A (January 2011)

This is the initial released version of the document.

Revision B (February 2011)

All major changes are referenced by their respective section in Table A-1.

In addition, minor text and formatting changes were incorporated throughout the document.

TABLE A-1:	MAJOR SECTION UPDATE	S

Section Name	Update Description
High-Performance, Ultra Low Cost 16-bit Digital Signal Controllers	 Pin diagram updates (see "Pin Diagrams"): 20-pin PDIP/SOIC/SSOP (dsPIC33FJ16MC101): Removed the FLTB1 pin from pin 10 28-pin SPDIP/SOIC/SSOP (dsPIC33FJ16MC102): Relocated the FLTB1 pin from pin 12 to pin 14; relocated the FLTA1 pin from pin 16 to pin 15 28-pin QFN (dsPIC33FJ16MC102): Relocated the FLTA1 pin from pin 13 to pin 12; relocated the FLTB1 pin from pin 9 to pin 11 36-pin TLA (dsPIC33FJ16MC102):
	Relocated the FLTA1 pin from pin 17 to pin 16; relocated the FLTB1 pin from pin 10 to pin 15
Section 1.0 "Device Overview"	Added Notes 1, 2, and 3 regarding the FLTA1 and FLTB1 pins to the Pinout I/O Descriptions (see Table 1-1). Added Section "".
Section 4.0 "Memory Organization"	Updated All Resets value for PxFLTACON and PxFLTABCON to the 6-Output PWM1 Register Map (see Table 4-9).
	Added Note 1 to the PMD Register Map (see Table 4-29).
Section 6.0 "Resets"	Removed Reset timing sequence information from Section 6.2 " System Reset ", as this information is provided in Figure 6-2.
Section 15.0 "Motor Control PWM Module"	Added Note 2 and Note 3 regarding the $\overline{FLTA1}$ and $\overline{FLTB1}$ pins to the 6-channel PWM Module Block Diagram (see Figure 15-1).
	Added Section 15.2 "PWM Faults" and Section 15.3 "Write- protected Registers".
	Added Note 2 and Note 3 regarding the FLTA1 and FLTB1 pins to the note boxes located below the PxFLTACON and PxFLTBCON registers (see Register 15-9 and Register 15-10).
Section 17.0 "Inter-Integrated Circuit™ (I ² C™)"	Updated the descriptions for the conditional If STREN = 1 and If STREN = 0 statements for the SCLREL bit in the I2Cx Control Register (see Register 17-1).
Section 23.0 "Special Features"	Added the RTSP Effect column to the dsPIC33F Configuration Bits Description (see Table 23-3).
Section 26.0 "Electrical Characteristics"	Added Parameters 300 and D305 (see Table 26-42 and Table 26-43).

© 2011-2014 Microchip Technology Inc.

Section Name	Update Description
Section 23.0 "Special Features"	Updated bits 5 and 4 of FPOR, modified Note 2, and removed Note 3 from the Configuration Shadow Register Map (see Table 23-1).
	Updated bit 14 of CONFIG1 and removed Note 5 from the Configuration Flash Words (see Table 23-2).
	Updated the PLLKEN Configuration bit description (see Table 23-3).
	Added Note 3 to Connections for the On-Chip Voltage Regulator (see Figure 23-1).
Section 26.0 "Electrical	Updated the Standard Operating Conditions to: 3.0V to 3.6V in all tables.
Characteristics"	Removed the Voltage on VCAP with respect to VSS entry in Absolute Maximum Ratings ⁽¹⁾ .
	Updated the VDD Range (in Volts) in Operating MIPS vs. Voltage (see Table 26-1).
	Removed Parameter DC18 and updated the minimum value for Parameter DC 10 in the DC Temperature and Voltage Specifications (see Table 26-4).
	Updated the Characteristic definition and the Typical value for Parameter BO10 in Electrical Characteristics: BOR (see Table 26-5).
	Updated Note 2 in the DC Characteristics: Operating Current (IDD) (see Table 26-6).
	Updated Note 2 in the DC Characteristics: Idle Current (IIDLE) (see Table 26-7).
	Updated Note 2 and Parameters DC60C and DC61a-DC61d in the DC Characteristics: Power-Down Current (IPD) (see Table 26-8).
	Updated Note 2 in the DC Characteristics: Doze Current (IDOZE) (see Table 26-9).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 26-13).
	Updated the Minimum and Maximum values for Parameter F20a and the Typical value for Parameter F20b in AC Characteristics: Internal Fast RC (FRC) Accuracy (see Table 26-18).
	Updated the Minimum, Typical, and Maximum values for Parameter F21a and F21b in Internal Low-Power RC (LPRC) Accuracy (see Table 26-19).
	Updated the Minimum, Typical, and Maximum values for Parameter D305 in the Comparator Module Specifications (see Table 26-43).
	Added Parameters CTMUFV1 and CTMUFV2 and updated Note 1 and the Conditions for all parameters in the CTMU Current Source Specifications (see Table 26-46).
	Added Forward Voltage Versus Temperature (see Figure 26-25).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)