

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	· · · · · · · · · · · · · · · · · · ·
RAM Size	1K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc102-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



8.1 CPU Clocking System

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with 4x PLL
- Primary (MS, HS or EC) Oscillator
- Primary Oscillator with 4x PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The FRC frequency depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3).

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- MS (Crystal): Crystals and ceramic resonators in the range of 4 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 32 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 PLL

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip, 4x Phase Lock Loop (PLL) to provide faster output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration"**.

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 23.1 "Configuration Bits" for further details.) The initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 16 MHz are supported by the dsPIC33FJ16(GP/ MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

8.2 Oscillator Control Registers

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
	COSC2	COSC1	COSC0	—	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSC0 ⁽²⁾			
bit 15							bit 8			
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLO	CK IOLOCK	LOCK	—	CF	—	LPOSCEN	OSWEN			
bit 7										
- -										
Legend:		C = Clearable	e bit	y = Value set	from Configura	ition bits on PO	R			
R = Read	able bit	W = Writable	bit		mented bit, read	1 as '0'				
-n = Value	e at POR	1' = Bit is set		0' = Bit is cle	eared	x = Bit is unkn	IOWN			
		(ad. Daadaa (01							
Dit 15	Unimplemen	ted: Read as	0'		、					
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only	")					
	111 = Fast R	C Oscillator (F	RC) with Divid	le-by-n						
	110 = Fast R	C Oscillator (F	ator (LPRC)	le-by-16						
	100 = Second	darv Oscillator	(SOSC)							
	011 = Primar	y Oscillator (M	S, EC) with P	LL						
	010 = Primar	y Oscillator (M	S, HS, EC)							
	001 = Fast R	C Oscillator (F	RC) with Divid	de-by-n and PL	.L (FRCPLL)					
	000 = Fast R	C Oscillator (F	RC)							
Dit 11	Unimplemen	ted: Read as	0'	(2)						
bit 10-8	NOSC<2:0>:	New Oscillator	r Selection bit	S(~)						
	111 = Fast R	C Oscillator (F	RC) with Divid	le-by-n						
	101 = Low-Po	ower RC Oscill	ator (LPRC)	le-by-10						
	100 = Secon	dary Oscillator	(SOSC)							
	011 = Primar	y Oscillator (M	S, EC) with P	LL						
	010 = Primar	y Oscillator (M	S, HS, EC)							
	001 = Fast R 000 = Fast R	C Oscillator (F C Oscillator (F	RC) with Divid	le-by-n and PL	L (FRCPLL)					
bit 7	CLKLOCK: (Clock Lock Ena	ble bit							
2	If Clock Swite	hing is Enable	d and FSCM i	s Disabled (FC	KSM<1:0> (FC	SC<7:6>) = 0b	01):			
	1 = Clock sw	vitching is disat	oled, system c	lock source is	locked		<u></u>			
	0 = Clock sw	vitching is enab	led, system c	lock source ca	n be modified by	y clock switchin	g			
bit 6	IOLOCK: Per	ripheral Pin Se	lect Lock bit							
	1 = Periphered0 = Periphered	al Pin Select is al Pin Select is	locked, a writ not locked, a	te to Periphera write to Periph	l Pin Select regi neral Pin Select	sters is not allo registers is allo	wed wed			
bit 5	LOCK: PLL L	ock Status bit	(read-only)							
1 = Indicates that PLL is in lock or PLL start-up timer is satisfied										
	0 = Indicates	that PLL is ou	t of lock, start	-up timer is in	progress or PLL	. is disabled				
bit 4	Unimplemen	ted: Read as '	0'							
Note 1:	Writes to this regis "dsPIC33/PIC24 F	ster require an Family Reference	unlock sequer ce <i>Manual"</i> for	nce. Refer to " details.	Oscillator (Part	t VI)" (DS70644	1) in the			
2:	Direct clock switch This applies to clo	es between an ck switches in	y primary osci either directio	illator mode wit n. In these inst	h PLL and FRC ances, the appl	PLL mode are r ication must sw	not permitted. itch to FRC			

mode as a transitional clock source between the two PLL modes.

NOTES:

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
		—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0				
bit 15		· · · · · · · · · · · · · · · · · · ·	-	·		•	bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	—	<u> </u>	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0				
bit 7											
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15-13	Unimplement	ted: Read as ')'								
bit 12-8	IC2R<4:0>: A	ssign Input Ca	pture 2 (IC2) t	to the Corresp	onding RPn Pin	bits					
	11111 = I npu	t tied to Vss									
	11110 = Rese	erved									
	11010 = Rese	erved									
	11001 = Inpu	t tied to RP25									
	•										
	00001 = Inpu	t tied to RP1									
	00000 = Inpu	t tied to RP0									
bit 7-5	Unimplement	ted: Read as '	י'								
bit 4-0	IC1R<4:0>: A	ssign Input Ca	pture 1 (IC1) f	to the Corresp	onding RPn Pin	bits					
	11111 = Inpu	t tied to Vss									
	11110 = Rese	erved									
	11010 = Rese	erved									
	11001 = Inpu	it fied to RP25									
	00001 = Inpu	t tied to RP1									
	00000 = Inpu	it tied to RP0									

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_	SCK1R4 ⁽¹⁾	SCK1R3 ⁽¹⁾	SCK1R2 ⁽¹⁾	SCK1R1 ⁽¹⁾	SCK1R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	SDI1R4 ⁽¹⁾	SDI1R3 ⁽¹⁾	SDI1R2 ⁽¹⁾	SDI1R1 ⁽¹⁾	SDI1R0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-13	Unimplement	ted: Read as ')'				
bit 12-8	SCK1R<4:0>	: Assign SPI1 (Clock Input (S	CK1IN) to the	Corresponding	RPn Pin bits ⁽¹⁾	
	11111 = Inpu	t tied to Vss					
	11110 = Rese	erved					
	•						
	•						
	11010 = Rese	erved					
	11001 = Inpu	t tied to RP25					
	•						
	00001 = Inpu	t tied to RP1					
	00000 = Inpu	t tied to RP0					
bit 7-5	Unimplement	ted: Read as 'd)'				
bit 4-0	SDI1R<4:0>:	Assign SPI1 D	ata Input (SDI	1) to the Corre	esponding RPn	Pin bits ⁽¹⁾	
	11111 = Inpu	t tied to Vss					
	11110 = Rese	erved					
	•						
	•						
	11010 = Rese	erved					
	11001 = Inpu	t tied to RP25					
	•						
	•						
	00001 = l ppu	t tied to RP1					
	00000 = Input	t tied to RP0					
	· · · · · · · · · · · · · · · · · · ·						

REGISTER 10-9: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20



15.0 MOTOR CONTROL PWM MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Motor Control PWM" (DS70187) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ16MC10X devices have a 6-channel Pulse-Width Modulation (PWM) module.

The PWM module has the following features:

- Up to 16-bit resolution
- On-the-fly PWM frequency changes
- Edge-Aligned and Center-Aligned Output modes
- Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation or BLDC
- Special event comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates configurable to be immediate or synchronized to the PWM time base

15.1 PWM1: 6-Channel PWM Module

This module simplifies the task of generating multiple synchronized PWM outputs. The following power and motion control applications are supported by the PWM module:

- 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

This module contains three duty cycle generators, numbered 1 through 3. The module has six PWM output pins, numbered PWM1H1/PWM1L1 through PWM1H3/PWM1L3. The six I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DTBPS1	DTBPS0	DTB5	DTB4	DTB3	DTB2	DTB1	DTB0					
bit 15		•		÷	·		bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DTAPS1	DTAPS0	DTA5	DTA4	DTA3	DTA2	DTA1	DTA0					
bit 7		•		÷	·		bit 0					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown						
bit 15-14	DTBPS<1:0>	: Dead-Time U	nit B Prescale	e Select bits								
	11 = Clock pe	eriod for Dead-	Time Unit B is	8 TCY								
	10 = Clock pe	eriod for Dead-	Time Unit B is	s 4 Tcy								
	01 = Clock pe	eriod for Dead-	Time Unit B is	2 TCY								
	00 = Clock period	eriod for Dead-	Time Unit B is	5 TCY								
bit 13-8	DTB<5:0>: U	nsigned 6-Bit [Dead-Time Va	lue for Dead-T	ime Unit B bits							
bit 7-6	DTAPS<1:0>	: Dead-Time U	nit A Prescale	e Select bits								
	11 = Clock pe	eriod for Dead-	Time Unit A is	8 TCY								
	10 = Clock period	eriod for Dead-	Time Unit A is	s 4 Tcy								
	01 = Clock pe	eriod for Dead-	01 = Clock period for Dead-Time Unit A is 2 Tcy									

REGISTER 15-7: PxDTCON1: PWMx DEAD-TIME CONTROL REGISTER 1

- 00 = Clock period for Dead-Time Unit A is TCY
- bit 5-0 DTA<5:0>: Unsigned 6-Bit Dead-Time Value for Dead-Time Unit A bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMKE	/<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMKE	Y<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U					emented, read	l as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow					known		

REGISTER 15-15: PWMxKEY: PWMx UNLOCK REGISTER

bit 15-0 PWMKEY<15:0>: PWMx Unlock bits

If the PWMLOCK Configuration bit is asserted (PWMLOCK = 1), the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable only after the proper sequence is written to the PWMxKEY register. If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 0), the PWMxCON1, PxFLTACON and PxFLTBCON registers are writable at all times. Refer to "**Motor Control PWM**" (DS70187) in the "*dsPIC33/ PIC24 Family Reference Manual*" for details on the unlock sequence.

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated CircuitTM (I²CTM)" (DS70195) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated CircuitTM (I^2C^{TM}) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7-bit and 10-bit addresses
- I²C Master mode supports 7-bit and 10-bit addresses
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-Bit and 10-Bit Addressing.

The I²C module can operate either as a slave or a master on an I²C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-Bit Addressing
- I²C slave operation with 10-Bit Addressing
- I²C master operation with 7-Bit or 10-Bit Addressing

For details about the communication sequence in each of these modes, refer to the Microchip web site (www.microchip.com) for the latest *"dsPIC33/PIC24 Family Reference Manual"* sections.

17.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CxSTAT are read/write.

- I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- · I2CxADD register holds the slave address
- ADD10 status bit indicates 10-Bit Addressing mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV and an interrupt pulse is generated.

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware clears at end of master Acknowledge sequence 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master) 1 = Enables Receive mode for I^2C ; hardware clears at end of eighth bit of the master receive data byte 0 = Receive sequence is not in progress
bit 2	 PEN: Stop Condition Enable bit (when operating as l²C master) 1 = Initiates Stop condition on SDAx and SCLx pins; hardware clears at end of the master Stop sequence 0 = Stop condition not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware clears at end of the master Repeated Start sequence 0 = Repeated Start condition is not in progress
bit 0	 SEN: Start Condition Enable bit (when operating as I²C master) 1 = Initiates Start condition on SDAx and SCLx pins; hardware clears at end of master Start sequence 0 = Start condition is not in progress

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (Bit 8 of received data = 1) 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect
	0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read-only/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read
	0 = Receive buffer is empty

Note 1: Refer to "**UART**" (DS70188) in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UART module for transmit operation.

19.5 ADC Control Registers

REGISTER 19-1: AD1CON1: ADC1 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
ADON		ADSIDL	—	—	—	FORM1	FORM0		
bit 15							bit 8		
-									
R/W-0	R/W-0	R/W-0	U-0	U-0 R/W-0 R/W-0 R/W-0, HC, HS R/C-0					
SSRC2	SSRC1	SSRC0	_	SIMSAM	ASAM	SAMP	DONE		
bit 7							bit 0		
					• •• • • • • •		<u></u>		
Legend:		C = Clearable	bit	HS = Hardwar	e Settable bit	HC = Hardware	Clearable bit		
R = Reada	able bit	W = Writable	bit		iented bit, read a	as '0'			
-n = Value	at POR	$1^{\prime} = Bit is set$		$0^{\circ} = Bit is clear$	ared	x = Bit is unknow	wn		
64 4 C			lada hit						
DIL 15		module is opera	ating						
	0 = ADC1	is off	anig						
bit 14	Unimpleme	ented: Read as	· 0'						
bit 13	ADSIDL: A	DC1 Stop in Idl	e Mode bit						
	1 = Discon	tinues module o	operation wh	en device ente	rs Idle mode				
	0 = Continu	ues module ope	eration in Idle	e mode					
bit 12-10	Unimpleme	ented: Read as	·'O'						
bit 9-8	FORM<1:0	>: Data Output	Format bits						
	11 = Signed	d fractional (Do	UT = sddd d	1ddd dd00 0(000, where s = .	NOT.d<9>)			
	01 = Signed	d integer (Dout	=sss ss	sd dddd ddd	d, where $s = .NC$	DT.d<9>)			
	00 = Intege	r (DOUT = 0000	00dd ddd	ld dddd)					
bit 7-5	SSRC<2:0>	Sample Clock	k Source Sel	ect bits					
	111 = Inter	rnal counter end	ds sampling	and starts conv	ersion (auto-con	vert)			
	110 = CIN 101 = Res	10 erved							
	100 = Res	erved							
	011 = Moto	or control PWM	interval end	s sampling and	starts conversio	_{nn} (1)			
	010 = GP	Timer3 compare	e ends samp	ling and starts	conversion d starts conversi	on			
	000 = Clea	aring SAMP bit	ends samplir	ng and starts co	nversion				
bit 4	Unimpleme	ented: Read as	· 0'						
bit 3	SIMSAM: S	Simultaneous Sa	ample Select	bit (applicable	only when CHP	S<1:0> = 01 or 1	x)		
	1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x) or samples CH0 and CH1								
	simulta	neously (when	CHPS<1:0>	= 01)	20				
hit 2		ci Samola Aut	nicis inuiviul o-Start hit	any in sequen	JC				
	1 = Sampli	ing begins imm	ediatelv after	r last conversio	n: SAMP bit is a	uto-set			
	0 = Sampli	ng begins wher	the SAMP I	bit is set					
Note 1:	Note 1: This feature is available in dsPIC33FJ(16/32)MC10X devices only.								

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	е						
DC10	Supply \	/oltage ⁽³⁾						
	Vdd	—	Vbor		3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8		—	V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	1.75	Vss	V		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.024	—	_	V/ms	0-2.4V in 0.1s	

TABLE 26-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-5: ELECTRICAL CHARACTERISTICS: BROWN-OUT RESET (BOR)

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Character	istic	Min ⁽¹⁾	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD Tra High-to-Low	ansition	2.40	2.48	2.55	V	See Note 2

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104

DC CHARACT	ERISTICS		Standard O (unless oth Operating te	perating Condition erwise stated) emperature -40°C -40°C	ns: 3.0V to 3.6V ≤ TA ≤ +85°C for Ind ≤ TA ≤ +125°C for E	ustrial ktended		
Parameter No.	Typical ⁽¹⁾	Мах	Units Conditions					
Idle Current (li	DLE): Core Of	f, Clock On I	Base Current	⁽²⁾ – dsPIC33FJ16((GP/MC)10X Device	S		
DC40d	0.4	1.0	mA	-40°C				
DC40a	0.4	1.0	mA	+25°C	2.21/	LPRC		
DC40b	0.4	1.0	mA	+85°C	3.3 V	(32.768 kHz) ⁽³⁾		
DC40c	0.5	1.0	mA	+125°C				
DC41d	0.5	1.1	mA	-40°C				
DC41a	0.5	1.1	mA	+25°C	3.3V	1 MIDe(3)		
DC41b	0.5	1.1	mA	+85°C		1 10119309		
DC41c	0.8	1.1	mA	+125°C				
DC42d	0.9	1.6	mA	-40°C				
DC42a	0.9	1.6	mA	+25°C	2.21/	4 MIDC(3)		
DC42b	1.0	1.6	mA	+85°C	3.3 V	4 1011-317		
DC42c	1.2	1.6	mA	+125°C				
DC43a	1.6	2.6	mA	+25°C				
DC43d	1.6	2.6	mA	-40°C	2.21/	10 MIDe(3)		
DC43b	1.7	2.6	mA	+85°C	3.3 V	10 1011950		
DC43c	2	2.6	mA	+125°C				
DC44d	2.4	3.8	mA	-40°C				
DC44a	2.4	3.8	mA	+25°C	2.21/	16 MIDe(3)		
DC44b	2.6	3.8	mA	+85°C	3.3V	TO MIPS'		
DC44c	2.9	3.8	mA	+125°C				

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized, but not tested in manufacturing.



FIGURE 26-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 26-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symb	Characteristic ⁽¹⁾	Characteristic ⁽¹⁾ Min Typ ⁽²⁾ Max Units		Conditions				
SY10	TMCL	MCLR Pulse Width (low)	2		—	μS			
SY11	TPWRT	Power-up Timer Period		64	_	ms			
SY12	TPOR	Power-on Reset Delay	3	10	30	μS			
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	_	1.2	μS			
SY20	Twdt1	Watchdog Timer Time-out Period	_	_	_	ms	See Section 23.4 "Watchdog Timer (WDT)" and LPRC Parameter F21a (Table 26-19).		
SY30	Tost	Oscillator Start-up Time		1024 * Tosc		_	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μS			

Note 1: These parameters are characterized but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



FIGURE 26-15: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X

TABLE 26-37:	SPIX MAXIMUM	DATA/CLOCK R	ATE SUMMARY	FOR dsPIC33FJ3	2(GP/MC)10X
--------------	--------------	--------------	-------------	----------------	-------------

AC CHARA	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP	
15 MHz	Table 26-30	—	—	0,1	0,1	0,1	
9 MHz	—	Table 26-31	—	1	0,1	1	
9 MHz	—	Table 26-32	—	0	0,1	1	
15 MHz	_	_	Table 26-33	1	0	0	
11 Mhz	—	—	Table 26-34	1	1	0	
15 MHz	_	_	Table 26-35	0	1	0	
11 MHz	_	_	Table 26-36	0	0	0	

FIGURE 26-19: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ32(GP/MC)10X



ALCFGRPT (Alarm Configuration)248
ALRMVAL (Alarm Minutes and Seconds Value,
ALRMPTR Bits = 00)
ALRMVAL (Alarm Month and Day Value,
ALKINFTK BIS = 10,
ALRMPTR Bits = 01)
CLKDIV (Clock Divisor)
CMSTAT (Comparator Status)234
CMxCON (Comparator x Control)235
CMxFLTR (Comparator x Filter Control)
Gating Control) 239
CMxMSKSRC (Comparator x Mask
Source Select)
CORCON (Core Control) 42, 99
CTMUCON1 (CTMU Control 1)257
CTMUCON2 (CTMU Control 2)
CVRCON (CIMU Current Control)
Reference Control) 242
DEVID (Device ID)
DEVREV (Device Revision)
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)
IECO (Interrupt Enable Control 0) 108
IEC1 (Interrupt Enable Control 1)
IEC2 (Interrupt Enable Control 2)
IEC3 (Interrupt Enable Control 3)110
IEC4 (Interrupt Enable Control 4)111
IFS0 (Interrupt Flag Status 0) 103
IFS1 (Interrupt Flag Status 1)
IFS2 (Interrupt Flag Status 2)
IFS4 (Interrupt Flag Status 4)
INTCON1 (Interrupt Control 1)100
INTCON2 (Interrupt Control 2)102
INTTREG (Interrupt Control and Status)123
IPC0 (Interrupt Priority Control 0)
IPC1 (Interrupt Priority Control 1)
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC19 (Interrupt Priority Control 19) 122
IPC2 (Interrupt Priority Control 2)114
IPC3 (Interrupt Priority Control 3) 115
IPC4 (Interrupt Priority Control 4)
IPC5 (Interrupt Priority Control 5)
IPC7 (Interrupt Priority Control 7)
IPC9 (Interrupt Priority Control 9)119
NVMCON (Flash Memory Control)85
NVMKEY (Nonvolatile Memory Key)85
OCxCON (Output Compare x Control)
OSCIUN (USCIIIator Control)
PADCEG1 (Pad Configuration Control) 247
PMD1 (Peripheral Module Disable Control 1)
PMD2 (Peripheral Module Disable Control 2)

PMD4 (Peripheral Module Disable Control 4)
PWMxCON1 (PWMx Control 1) 188
PWMxCON2 (PWMx Control 2) 189
PWMxKEY (PWMx Unlock)
PxDC1 (PWMx Duty Cycle 1)
PxDC2 (PWMx Duty Cycle 2) 195
PxDC3 (PWMx Duty Cycle 3) 195
PxDTCON1 (PWMx Doed Time Control 1) 100
PXDTCON1 (FWWX Dead-Time Control 2) 101
PXDTCON2 (FWWX Deau-Time Control)
PXFLTACON (PWMX Fault A Control)
PXFLIBCON (PWMx Fault B Control)
PxOVDCON (PWMx Override Control) 194
PxSECMP (PWMx Special Event Compare) 187
PxTCON (PWMx Time Base Control) 185
PxTMR (PWMx Timer Count Value) 186
PxTPER (PWMx Time Base Period) 186
RCFGCAL (RTCC Calibration
and Configuration)
RCON (Reset Control) 88
RPINR0 (Perinheral Pin Select Input 0) 147
RPINP1 (Perinheral Pin Select Input 1) 148
DDIND11 (Device and Dis Select Input 11)
RPINRTT (Peripheral Pin Select Input TT)
RPINR18 (Peripheral Pin Select Input 18)
RPINR20 (Peripheral Pin Select Input 20) 155
RPINR21 (Peripheral Pin Select Input 21) 156
RPINR3 (Peripheral Pin Select Input 3) 149
RPINR4 (Peripheral Pin Select Input 4) 150
RPINR7 (Peripheral Pin Select Input 7) 151
RPINR8 (Peripheral Pin Select Input 8) 152
RPOR0 (Peripheral Pin Select Output 0) 157
RPOR1 (Peripheral Pin Select Output 1) 157
RPOR10 (Peripheral Pin Select Output 10)
RPOR11 (Peripheral Pin Select Output 11)
RPOR12 (Peripheral Pin Select Output 12) 163
PROP2 (Peripheral Din Select Output 12)
RFOR2 (Peripheral Pin Select Output 2)
RPOR3 (Peripheral Pin Select Output 2)
RPOR2 (Peripheral Pin Select Output 2)158RPOR3 (Peripheral Pin Select Output 3)158RPOR4 (Peripheral Pin Select Output 4)159RPOR5 (Peripheral Pin Select Output 5)159RPOR6 (Peripheral Pin Select Output 6)160RPOR7 (Peripheral Pin Select Output 7)160RPOR8 (Peripheral Pin Select Output 8)161
RPOR2 (Peripheral Pin Select Output 2)158RPOR3 (Peripheral Pin Select Output 3)158RPOR4 (Peripheral Pin Select Output 4)159RPOR5 (Peripheral Pin Select Output 5)159RPOR6 (Peripheral Pin Select Output 6)160RPOR7 (Peripheral Pin Select Output 7)160RPOR8 (Peripheral Pin Select Output 8)161RPOR9 (Peripheral Pin Select Output 8)161
RPOR2 (Peripheral Pin Select Output 2)158RPOR3 (Peripheral Pin Select Output 3)158RPOR4 (Peripheral Pin Select Output 4)159RPOR5 (Peripheral Pin Select Output 5)159RPOR6 (Peripheral Pin Select Output 6)160RPOR7 (Peripheral Pin Select Output 7)160RPOR8 (Peripheral Pin Select Output 8)161RPOR9 (Peripheral Pin Select Output 8)161RPOR9 (Peripheral Pin Select Output 9)161RTCVAL (RTCC Minutes and Seconds Value,
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 7) 160 RPOR8 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, 251
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 7) 160 RPOR8 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdavs and Hours Value. 249
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 159 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value) 250
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249
RPOR2 (Peripheral Pin Select Output 2)
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 159 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 1) 200 SPIxCON4 (SPIx Control 2) 202
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RTCVAL (RTCC Minutes and Seconds Value, 161 RTCVAL (RTCC Month and Day Value, 251 RTCVAL (RTCC Month and Day Value, 251 RTCVAL (RTCC Weekdays and Hours Value, 250 RTCVAL (RTCC Year Value, 250 RTCVAL (RTCC Year Value, 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxSTAT (SPIx Status and Control) 199
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR8 (Peripheral Pin Select Output 8) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxCON2 (SPIx Control 2) 202 SPIxSTAT (SPIx Status and Control) 199 SR (CPU STATUS) 40, 99
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 7) 160 RPOR8 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxCAN2 (SPIx Control 2) 202 SPIxSTAT (SPIx Status and Control) 199 SR (CPU STATUS) 40, 99 TICON (Timer1 Control) 166
RPOR2 (Peripheral Pin Select Output 2)158RPOR3 (Peripheral Pin Select Output 3)158RPOR4 (Peripheral Pin Select Output 4)159RPOR5 (Peripheral Pin Select Output 5)159RPOR6 (Peripheral Pin Select Output 6)160RPOR7 (Peripheral Pin Select Output 7)160RPOR9 (Peripheral Pin Select Output 8)161RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00)251RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10)249RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01)250RTCVAL (RTCC Year Value, RTCPTR Bits = 11)249SPIxCON1 (SPIx Control 1)200SPIxCON2 (SPIx Control 2)202SPIxSTAT (SPIx Status and Control)199SR (CPU STATUS)40, 99T1CON (Timer1 Control)166T2CON (Timer2 Control)170
RPOR2 (Peripheral Pin Select Output 2)158RPOR3 (Peripheral Pin Select Output 3)158RPOR4 (Peripheral Pin Select Output 4)159RPOR5 (Peripheral Pin Select Output 5)159RPOR6 (Peripheral Pin Select Output 6)160RPOR7 (Peripheral Pin Select Output 7)160RPOR9 (Peripheral Pin Select Output 8)161RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00)251RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10)249RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 11)250RTCVAL (RTCC Year Value, RTCPTR Bits = 11)249SPIxCON1 (SPIx Control 1)200SPIxCON2 (SPIx Control 2)202SPIxSTAT (SPIx Status and Control)199SR (CPU STATUS)40, 99T1CON (Timer1 Control)166T2CON (Timer2 Control)170T3CON (Timer3 Control)171
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 159 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR8 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 11) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxCON2 (SPIx Control 1) 106 T2CON (Timer1 Control) 166 T2CON (Timer2 Control) 170 T3CON (Timer3 Control) 171 T4CON (Timer4 Control) 172
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 159 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 11) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxCON2 (SPIx Control 2) 166 T2CON (Timer1 Control) 166 T2CON (Timer2 Control) 170 T3CON (Timer3 Control) 171 T4CON (Timer4 Control) 172
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 01) 250 RTCVAL (RTCC Year Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxCON2 (SPIx Control 1) 109 SR (CPU STATUS) 40, 99 T1CON (Timer1 Control) 166 T2CON (Timer2 Control) 170 T3CON (Timer4 Control) 171 T4CON (Timer5 Control) 173 UxMODE (UARTx Mode) 213
RPOR2 (Peripheral Pin Select Output 2) 158 RPOR3 (Peripheral Pin Select Output 3) 158 RPOR4 (Peripheral Pin Select Output 4) 159 RPOR5 (Peripheral Pin Select Output 5) 159 RPOR6 (Peripheral Pin Select Output 5) 159 RPOR7 (Peripheral Pin Select Output 6) 160 RPOR7 (Peripheral Pin Select Output 7) 160 RPOR9 (Peripheral Pin Select Output 8) 161 RPOR9 (Peripheral Pin Select Output 9) 161 RTCVAL (RTCC Minutes and Seconds Value, RTCPTR Bits = 00) 251 RTCVAL (RTCC Month and Day Value, RTCPTR Bits = 10) 249 RTCVAL (RTCC Weekdays and Hours Value, RTCPTR Bits = 11) 249 SPIxCON1 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 1) 200 SPIxCON2 (SPIx Control 2) 202 SPIxSTAT (SPIx Status and Control) 199 SR (CPU STATUS) 40, 99 T1CON (Timer1 Control) 166 T2CON (Timer2 Control) 170 T3CON (Timer3 Control) 171 T4CON (Timer4 Control) 172 T5CON (Timer5 Control) 173 UxMODE (UARTx Mode) 213

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Rar Package — Pattern —	mark — amily — y Size (ł ag (if ap nge —	d Kby	SPIC 33 FJ 16 MC1 02 T E / SP - XXX	Exa a)	amples: dsPIC33FJ16MC102-E/SP: Motor Control dsPIC33, 16-Kbyte Program Memory, 28-Pin, Extended Temperature, SPDIP package.
Architecture:	33	=	16-bit Digital Signal Controller		
Flash Memory Family:	FJ	=	Flash program memory, 3.3V		
Product Group:	GP1 MC1	=	General Purpose family Motor Control family		
Pin Count:	01 02	=	18-pin and 20-pin 28-pin and 32-pin		
Temperature Range:	l E	=	-40°C to +85°C (Industrial) -40°C to +125°C (Extended)		
Package:	P SS SP SO ML PT TL		Plastic Dual In-Line - 300 mil body (PDIP) Plastic Shrink Small Outline - 5.3 mm body (SSOP) Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 7.50 mil body (SOIC) Plastic Quad, No Lead - (28-pin) 6x6 mm body (QFN) Plastic Thin Quad Flatpack - (44-pin) 10x10 mm body (TQFP) Very Thin Leadless Array - (36-pin) 5x5 mm body (VTLA)		