

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc104-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-1:	CPU CORE REGISTER MAP (CONTINUE	D)
------------	---------------------------------	----

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CORCON	0044	—	—	_	US	EDT	DL2	DL1	DL0	SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	_	_	BWM3	BWM2	BWM1	BWM0	YWM3	YWM2	YWM1	YWM0	XWM3	XWM2	XWM1	XWM0	0000
XMODSRT	0048							2	(S<15:1>								0	xxxx
XMODEND	004A							2	<e<15:1></e<15:1>								1	xxxx
YMODSRT	004C							Ŷ	∕S<15:1>								0	xxxx
YMODEND	004E							Ŷ	ΎE<15:1>								1	xxxx
XBREV	0050	BREN								XB<14:0>								xxxx
DISICNT	0052	_	_						Disabl	e Interrupts	Counter R	egister						0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM<3:0> bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the bit-reversed address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB<14:0> value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing will assume priority when active. For the X WAGU and Y AGU, Modulo Addressing will be disabled. However, Modulo Addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.





6.10.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the Uninitialized W register as an Address Pointer will reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.10.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a Security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an interrupt or trap vector.

6.11 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register
	should be cleared after they are read so
	that the next RCON register value after a
	device Reset will be meaningful.

Table 6-3 provides a summary of Reset flag bit operation.

TABLE 6-3: RESET FLAG BIT OPERATION

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT Time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	

Note: All Reset flag bits can be set or cleared by user software.

FIGURE 7-1: dsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104 INTERRUPT VECTOR TABLE

1		7	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector	_	
	Address Error Trap Vector	_	
	Stack Error Trap Vector	_	
	Math Error Trap Vector	_	
	Reserved	-	
	Reserved	_	
	Reserved Interrupt Vector 0	0x000014	
	Interrupt Vector 1	0,000014	
		-	
	~		
	~	-	
	Interrupt Vector 52	0x00007C	(4)
	Interrupt Vector 53	0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
ity	Interrupt Vector 54	0x000080	
iori	~		
ā	~		
der	~		
Decreasing Natural Order Priority	Interrupt Vector 116	0x0000FC	
ra	Interrupt Vector 117	0x0000FE	
atu	Reserved	0x000100	
Z	Reserved	0x000102	
sing	Reserved		
eas	Oscillator Fail Trap Vector		
ecr	Address Error Trap Vector		
ă	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1	_	
	~	4	
	~	4	
	~ Interrupt Vector 52	0x000470	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
		0x00017C	
	Interrupt Vector 53 Interrupt Vector 54	0x00017E 0x000180	
	~	0000180	
	~	-	
	~ ~		
	- Interrupt Vector 116	-	
	Interrupt Vector 117	0x0001FE	
*	Start of Code	0x000200	L
Note 1: See	e Table 7-1 for the list of impleme	ented interrupt v	ectors.

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
—	—	CTMUIF	—	—	—	—	-					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
	—	—	—			U1EIF	FLTB1IF ⁽¹⁾					
bit 7							bit 0					
[
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'								
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$								
bit 15-14	Unimplemen	ted: Read as '	o'									
bit 13	CTMUIF: CTM	MU Interrupt Fla	ag Status bit									
		equest has occ										
	0 = Interrupt r	equest has not	0 = Interrupt request has not occurred									
	Unimplemented: Read as '0'											
bit 12-2	Unimplemen	ted: Read as '	כי									
bit 12-2 bit 1	-	t ed: Read as '(1 Error Interru		bit								
	U1EIF: UART 1 = Interrupt r	1 Error Interrup	ot Flag Status curred	bit								
	U1EIF: UART 1 = Interrupt r 0 = Interrupt r	1 Error Interrup equest has occ equest has not	ot Flag Status curred coccurred									
	U1EIF: UART 1 = Interrupt r 0 = Interrupt r	1 Error Interrup	ot Flag Status curred coccurred									
bit 1	U1EIF: UART 1 = Interrupt r 0 = Interrupt r FLTB1IF: PW 1 = Interrupt r	1 Error Interrup equest has occ equest has not	ot Flag Status curred coccurred errupt Flag Sta curred									

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is available in dsPIC(16/32)MC102/104 devices only.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	INT2IP2	INT2IP1	INT2IP0	—	T5IP2 ⁽¹⁾	T5IP1 ⁽¹⁾	T5IP0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	INT2IP<2:0>:	External Inter	rupt 2 Priority	bits			
	111 = Interru	pt is Priority 7 (highest priorit	ty interrupt)			
	•						
	•						
	001 = Interru						
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	T5IP<2:0>: ⊺	ïmer5 Interrupt	Priority bits ⁽¹)			
	111 = Interru	pt is Priority 7 (highest priorit	ty interrupt)			
	•						
	•						
	001 = Interru	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
	h h :						

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

Note 1: These bits are available in dsPIC33FJ32(GP/MC)10X devices only.

REGISTER	10-5: RPINK		KAL PIN SE	LECT INPUT	REGISTER	1	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7-5 bit 4-0	11111 = Inpu 11110 = Reso 11010 = Reso 11001 = Inpu	erved erved it tied to RP25 it tied to RP1 it tied to RP0 ted: Read as '0),				
Uit 4-V	11111 = Inpu 11110 = Rese 11010 = Rese	erved erved it tied to RP25 it tied to RP1		to the Corresp	onding KPN PI		

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP0R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	RP1R<4:0>:	Peripheral Out	out Function	is Assigned to F	RP1 Output Pir	n bits	
	(see Table 10	-2 for periphera	al function nu	mbers)			

REGISTER 10-11: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

bit 4-0	RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

Unimplemented: Read as '0'

REGISTER 10-12: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0> ⁽¹⁾	1	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
					RP2R<4:0> ⁽¹⁾		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP3R<4:0>: Peripheral Output Function is Assigned to RP3 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP2R<4:0>: Peripheral Output Function is Assigned to RP2 Output Pin bits ⁽¹⁾
	(see Table 10-2 for peripheral function numbers)

Note 1: These bits are not available in dsPIC33FJXX(GP/MC)101 devices.

bit 7-5

bit 7

bit 0

11.1 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽¹⁾		TSIDL	—			—				
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
—	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS ⁽¹⁾				
bit 7							bit (
Legend:										
R = Readable		W = Writable		-	mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
bit 15	TON: Timer1	On hit(1)								
DIL 15	1 = Starts 16-									
	0 = Stops 16-									
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	TSIDL: Timer	1 Stop in Idle	Node bit							
				device enters	dle mode					
		s module opera		ode						
bit 12-7	-	ted: Read as '								
bit 6		er1 Gated Time	Accumulation	n Enable bit						
	When TCS = This bit is ign									
	When TCS =									
		e accumulatio								
		e accumulatio		• • • • • •						
bit 5-4		Timer1 Input (Clock Prescal	e Select bits						
	11 = 1:256 10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	-	ted: Read as '								
bit 2			ock Input Syn	chronization Se	elect bit					
	$\frac{\text{When TCS} = 1}{1 - \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{i=1}^{N} \sum_{i=1}^{N} \sum_{j=1}^{N} \sum_{i=1}^{N} \sum_{i=$									
		 = Synchronizes external clock input = Does not synchronize external clock input 								
	When TCS = 0 :									
	This bit is ign									
bit 1		Clock Source								
	1 = External clock from pin, T1CK (on the rising edge)									
	0 = Internal clock (Fcy) Unimplemented: Read as '0'									
bit 0	Unimplamen	tod. Dood on "	o'							

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70198) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices support up to three input capture channels. The input capture module captures the 16-bit value of the selected Time Base register when an event occurs on the ICx pin. The events that cause a capture event are listed below in three categories:


- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling).
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts





U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L
bit 7							bit 0
Legend:							

REGISTER 15-11: PXOVDCON: PWMx OVERRIDE CONTROL REGISTER

bit 15-14 Unimplemented: Read as '0'

R = Readable bit

-n = Value at POR

bit 13-8 POVD<3:1>H:POVD<3:1>L: PWMx Output Override bits

W = Writable bit

'1' = Bit is set

1 = Output on PWMx I/O pin is controlled by the PWMx generator

0 = Output on PWMx I/O pin is controlled by the value in the corresponding POUTxH:POUTxL bits

'0' = Bit is cleared

U = Unimplemented bit, read as '0'


x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 POUT<3:1>H:POUT<3:1>L: PWM Manual Output bits

1 = PWMx I/O pin is driven active when the corresponding POVDxH:POVDxL bits are cleared

0 = PWMx I/O pin is driven inactive when the corresponding POVDxH:POVDxL bits are cleared





Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit
	1 = 1:128
	0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits
	1111 = 1:32,768
	1110 = 1:16,384
	• 0001 = 1:2
	0001 = 1.2 0000 = 1:1
PLLKEN	PLL Lock Enable bit
	1 = Clock switch to PLL will wait until the PLL lock signal is valid
	0 = Clock switch will not wait for the PLL lock signal
ALTI2C	Alternate I ² C [™] Pins bit
	$1 = I^2C$ is mapped to SDA1/SCL1 pins
	$0 = I^2C$ is mapped to ASDA1/ASCL1 pins
ICS<1:0>	ICD Communication Channel Select bits
	11 = Communicate on PGEC1 and PGED1
	10 = Communicate on PGEC2 and PGED2
	01 = Communicate on PGEC3 and PGED3
PWMPIN	00 = Reserved, do not use Motor Control PWM Module Pin Mode bit
PVVIVIPIN	
	 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)
HPOL	Motor Control PWM High Side Polarity bit
	1 = PWM module high side output pins have active-high output polarity
	0 = PWM module high side output pins have active-low output polarity
LPOL	Motor Control PWM Low Side Polarity bit
	1 = PWM module low side output pins have active-high output polarity
	0 = PWM module low side output pins have active-low output polarity

TABLE 23-4: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

DC CHARACI	ERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions					
Idle Current (I	DLE): Core Of	f, Clock On	Base Current	⁽²⁾ – dsPIC33FJ16(GP/MC)10X Device	es			
DC40d	0.4	1.0	mA	-40°C					
DC40a	0.4	1.0	mA	+25°C	2.01/	LPRC			
DC40b	0.4	1.0	mA	+85°C	- 3.3V	(32.768 kHz) ⁽³⁾			
DC40c	0.5	1.0	mA	+125°C					
DC41d	0.5	1.1	mA	-40°C					
DC41a	0.5	1.1	mA	+25°C	- 3.3V	1 MIPS ⁽³⁾			
DC41b	0.5	1.1	mA	+85°C	3.3V	T MIPS(*)			
DC41c	0.8	1.1	mA	+125°C	1				
DC42d	0.9	1.6	mA	-40°C					
DC42a	0.9	1.6	mA	+25°C	2.21/	4 MIPS ⁽³⁾			
DC42b	1.0	1.6	mA	+85°C	- 3.3V	4 MIPS(**			
DC42c	1.2	1.6	mA	+125°C	1				
DC43a	1.6	2.6	mA	+25°C					
DC43d	1.6	2.6	mA	-40°C	2.01/	10 MIPS ⁽³⁾			
DC43b	1.7	2.6	mA	+85°C	- 3.3V	TU MIPS			
DC43c	2	2.6	mA	+125°C	1				
DC44d	2.4	3.8	mA	-40°C					
DC44a	2.4	3.8	mA	+25°C	2.2)/	16 MIPS ⁽³⁾			
DC44b	2.6	3.8	mA	+85°C	- 3.3V	TO MIPS			
DC44c	2.9	3.8	mA	+125°C	1				

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

• CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail

- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized, but not tested in manufacturing.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Jnits Conditions				
Idle Current (II	DLE): Core Of	f, Clock On I	Base Current	⁽²⁾ – dsPIC33FJ32(GP/MC)10X Device	S		
DC40d	0.4	1.0	mA	-40°C				
DC40a	0.4	1.0	mA	+25°C	- 3.3V	LPRC		
DC40b	0.4	1.0	mA	+85°C	3.3 V	(32.768 kHz) ⁽³⁾		
DC40c	0.5	1.0	mA	+125°C				
DC41d	0.5	1.1	mA	-40°C				
DC41a	0.5	1.1	mA	+25°C	- 3.3V	1 MIPS ⁽³⁾		
DC41b	0.5	1.1	mA	+85°C	5.5 V	T IVITE SY 7		
DC41c	0.8	1.1	mA	+125°C				
DC42d	0.9	1.6	mA	-40°C				
DC42a	0.9	1.6	mA	+25°C	- 3.3V	4 MIPS ⁽³⁾		
DC42b	1.0	1.6	mA	+85°C	3.3V	4 IVIIF 3 ' '		
DC42c	1.2	1.6	mA	+125°C				
DC43a	1.6	2.6	mA	+25°C				
DC43d	1.6	2.6	mA	-40°C	- 3.3V	10 MIPS ⁽³⁾		
DC43b	1.7	2.6	mA	+85°C	3.3V	10 1011-517		
DC43c	2.0	2.6	mA	+125°C				
DC44d	2.4	3.8	mA	-40°C				
DC44a	2.4	3.8	mA	+25°C	- 3.3V	16 MIPS ⁽³⁾		
DC44b	2.6	3.8	mA	+85°C	3.37			
DC44c	2.9	3.8	mA	+125°C				

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current is measured as follows:

- CPU core is off, oscillator is configured in EC mode, OSC1 is driven with external square wave from rail-to-rail
- CLKO is configured as an I/O input pin in the Configuration Word
- External Secondary Oscillator (SOSC) is disabled (i.e., SOSCO and SOSCI pins are configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed)
- **3:** These parameters are characterized, but not tested in manufacturing.

AC CH	IARACTER	ISTICS	(unl	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	• •			_	ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronou: mode	Greater of: 20 or (TCY + 20)/N		_	ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Synchronous Period mode		Greater of: 40 or (2 TCY + 40)/N		_	ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		C 0.75 TCY + 40	_	1.75 Tcy + 40	ns		

TABLE 26-23: TIMER2/4 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 26-24: TIMER3/5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACTERIS	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾		1)	Min	Тур	Max	Units	Conditions
TC10	TtxH	TxCK High Time	Synchro	nous	Tcy + 20		_	ns	Must also meet Parameter TC15
TC11	TtxL	TxCK Low Time	Synchro	nous	Tcy + 20	_	—	ns	Must also meet Parameter TC15
TC15	TtxP	TxCK Input Synchronous, Period with Prescaler		,	2 Tcy + 40		—	ns	N = prescale value (1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns	







FIGURE 26-15: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS FOR dsPIC33FJ16(GP/MC)10X

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC



20-Lead PDIP



20-Lead SSOP



20-Lead SOIC



Example



Example



Example



Example




Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.						
Note:								

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-187C Sheet 1 of 2