

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	16 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 16
/oltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFTLA Exposed Pad
Supplier Device Package	44-VTLA (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc104t-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### 4.2 Data Address Space

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

Microchip dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices implement up to 2 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

# 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC® MCU devices and improve data space memory usage efficiency, the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decoding but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction in progress is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternately, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

#### 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

#### 4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using the MOV class of instructions, which support Memory Direct Addressing mode with a 16-bit address field or by using Indirect Addressing mode with a Working register as an Address Pointer.

#### REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	IC3IF	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5 IC3IF: Input Capture Channel 3 Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 4-0 **Unimplemented:** Read as '0'

## REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	U-0
FLTA1IF <sup>(1)</sup>	RTCIF	_	_	_	_	PWM1IF <sup>(1)</sup>	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 FLTA1IF: PWM1 Fault A Interrupt Flag Status bit (1)

1 = Interrupt request has occurred0 = Interrupt request has not occurred

PTOIL PTOOL 4 TO 04 4 13

bit 14 RTCIF: RTCC Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 13-10 **Unimplemented:** Read as '0'

bit 9 **PWM1IF:** PWM1 Interrupt Flag Status bit<sup>(1)</sup>

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 8-0 **Unimplemented:** Read as '0'

Note 1: These bits are available in dsPIC(16/32)MC10X devices only.

### REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	CTMUIE	_	_	_	_	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	_	_	_	U1EIE	FLTB1IE <sup>(1)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13 CTMUIE: CTMU Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 12-2 Unimplemented: Read as '0'

bit 1 **U1EIE:** UART1 Error Interrupt Enable bit

1 = Interrupt request is enabled0 = Interrupt request is not enabled

bit 0 FLTB1IE: PWM1 Fault B Interrupt Enable bit<sup>(1)</sup>

1 = Interrupt request has occurred0 = Interrupt request has not occurred

Note 1: This bit is available in dsPIC(16/32)MC102/104 devices only.

#### REGISTER 10-21: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP21R<4:0> <sup>(1</sup>	1)	
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP20R<4:0> <sup>(1</sup>	)	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits<sup>(1)</sup>

(see Table 10-2 for peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits<sup>(1)</sup>

(see Table 10-2 for peripheral function numbers)

**Note 1:** These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

#### REGISTER 10-22: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP23R<4:0> <sup>(1</sup>	)	
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP22R<4:0> <sup>(1</sup>	)	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 RP23R<4:0>: Peripheral Output Function is Assigned to RP23 Output Pin bits<sup>(1)</sup>

(see Table 10-2 for peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 RP22R<4:0>: Peripheral Output Function is Assigned to RP22 Output Pin bits<sup>(1)</sup>

(see Table 10-2 for peripheral function numbers)

Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

### REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as I<sup>2</sup>C slave)

Used in conjunction with the SCLREL bit.

- 1 = Enables software or receives clock stretching
- 0 = Disables software or receives clock stretching
- bit 5 **ACKDT:** Acknowledge Data bit (when operating as I<sup>2</sup>C master, applicable during master receive)

Value that will be transmitted when the software initiates an Acknowledge sequence.

- 1 = Sends NACK during Acknowledge
- 0 = Sends ACK during Acknowledge
- bit 4 ACKEN: Acknowledge Sequence Enable bit (when operating as I<sup>2</sup>C master, applicable during master receive)
  - 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; hardware clears at end of master Acknowledge sequence
  - 0 = Acknowledge sequence is not in progress
- bit 3 RCEN: Receive Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Enables Receive mode for I<sup>2</sup>C; hardware clears at end of eighth bit of the master receive data byte
  - 0 = Receive sequence is not in progress
- bit 2 **PEN:** Stop Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiates Stop condition on SDAx and SCLx pins; hardware clears at end of the master Stop sequence
  - 0 = Stop condition not in progress
- bit 1 **RSEN:** Repeated Start Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware clears at end of the master Repeated Start sequence
  - 0 = Repeated Start condition is not in progress
- bit 0 **SEN:** Start Condition Enable bit (when operating as I<sup>2</sup>C master)
  - 1 = Initiates Start condition on SDAx and SCLx pins; hardware clears at end of master Start sequence
  - 0 = Start condition is not in progress

IsPIC33FJ16(GP/MC)101/102 AND dsPIC33FJ32(GP/MC)101/102/104	
IOTES:	

## 23.0 SPECIAL FEATURES

Note 1: This data sheet summarizes features of the dsPIC33FJ16(GP/ MC)101/102 and dsPIC33FJ32(GP/ MC)101/102/104 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programming (DS70207) and Diagnostics" "Device Configuration" (DS70194) in the "dsPIC33/PIC24 Family Reference Manual", which are available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- · Watchdog Timer (WDT)
- · Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

## 23.1 Configuration Bits

The Configuration Shadow register bits can be configured (read as '0') or left unprogrammed (read as '1') to select various device configurations. These read-only bits are mapped starting at program memory location, 0xF80000. A detailed explanation of the various bit functions is provided in Table 23-4.

Note that address, 0xF80000, is beyond the user program memory space and belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using Table Reads.

dsPIC33FJ16(GP/MC)101/102 In and dsPIC33FJ32(GP/MC)101/102/104 devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 23-2. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

**Note:** Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

### 23.4 Watchdog Timer (WDT)

For dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 23.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT Time-out (TWDT) period of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

#### 23.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

#### 23.4.3 ENABLING WDT


The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disables the WDT during non-critical segments for maximum power savings.


Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

#### FIGURE 23-2: WDT BLOCK DIAGRAM



## FIGURE 26-7: OUTPUT COMPARE x (OCx) TIMING CHARACTERISTICS



## TABLE 26-26: OUTPUT COMPARE x (OCx) MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See Parameter DO32	
OC11	TccR	OCx Output Rise Time	_	_	_	ns	See Parameter DO31	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

## FIGURE 26-8: OCx/PWMx MODULE TIMING CHARACTERISTICS




TABLE 26-27: SIMPLE OCx/PWMx MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions	
OC15	TFD	Fault Input to PWMx I/O Change	_	_	Tcy + 20 ns	ns		
OC20	TFLT	Fault Input Pulse Width	Tcy + 20 ns	_	_	ns		

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 26-36: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS FOR dsPIC33FJ16(GP/MC)10X

AC CH	ARACTERIS	TICS	Standard Operating Conditions: 2.4V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Indust $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Exte				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_		1	ns	See Parameter DO32 and <b>Note 4</b>
SP73	TscR	SCKx Input Rise Time	_	l	l	ns	See Parameter DO31 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See Parameter DO32 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See Parameter DO31 and <b>Note 4</b>
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30		_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	120		1	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns	See Note 4

- Note 1: These parameters are characterized, but are not tested in manufacturing.
  - 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
  - 3: The minimum clock period for SCKx is 91 ns. Therefore, the SCKx clock generated by the Master must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 26-22: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS FOR dsPIC33FJ32(GP/MC)10X




TABLE 26-40: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING REQUIREMENTS FOR dsPIC33FJ32(GP/MC)10X

AC CHA	ARACTERIST	rics					s: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended		
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscP	Maximum SCKx Frequency	_		9	MHz	-40°C to +125°C, see <b>Note 3</b>		
SP20	TscF	SCKx Output Fall Time	_	_	_	ns	See Parameter DO32 and <b>Note 4</b>		
SP21	TscR	SCKx Output Rise Time	_	_	_	ns	See Parameter DO31 and <b>Note 4</b>		
SP30	TdoF	SDOx Data Output Fall Time	_		_	ns	See Parameter DO32 and <b>Note 4</b>		
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See Parameter DO31 and <b>Note 4</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns			

- Note 1: These parameters are characterized, but are not tested in manufacturing.
  - 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
  - **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.


TABLE 26-43: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING REQUIREMENTS FOR dsPIC33FJ32(GP/MC)10X

AC CH	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industriation $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extermination of the standard operation operation of the standard operation operatio				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Units	Conditions
SP70	TscP	Maximum SCKx Input Frequency	_	_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See Parameter DO32 and <b>Note 4</b>
SP73	TscR	SCKx Input Rise Time	_	_	—w	ns	See Parameter DO31 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	_		l	ns	See Parameter DO32 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	_		_	ns	See Parameter DO31 and <b>Note 4</b>
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	120	_	_	ns	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_	_	ns	See Note 4

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCKx clock generated by the Master must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.

## FIGURE 26-27: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)



## FIGURE 26-28: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 26-31: ADC CONVERSION TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)





FIGURE 26-32: ADC CONVERSION TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



### **TABLE 26-50: COMPARATOR TIMING SPECIFICATIONS**

AC CHARACTERISTICS			(unless	otherw	rating Covince state of the contract of the co	<b>ed)</b> -40°C	ns: 3.0V to 3.6V ≤ TA ≤ +85°C for Industrial ≤ TA ≤ +125°C for Extended	
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Max. Units Conditions		
300	TRESP	Response Time <sup>(1,2)</sup>	_	150	400	ns		
301	TMC2OV	Comparator Mode Change to Output Valid <sup>(1)</sup>	_	-	10	μS		
302	Ton2ov	Comparator Enabled to Output Valid <sup>(1)</sup>	_	_	10	μs		

Note 1: Parameters are characterized but not tested.

## **TABLE 26-51: COMPARATOR MODULE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Counters oth Operating to	erwise	ture -40°C ≤	Ta ≤ +8	o 3.6V 5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
D300	VIOFF	Input Offset Voltage <sup>(1)</sup>	-20	±10	20	mV	
D301	VICM	Input Common-Mode Voltage <sup>(1)</sup>	0	_	AVDD - 1.5V	V	
D302	CMRR	Common-Mode Rejection Ratio <sup>(1)</sup>	-54		_	dB	
D305	IVREF	Internal Voltage Reference <sup>(1)</sup>	1.116	1.24	1.364	V	

Note 1: Parameters are characterized but not tested.


### TABLE 26-52: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHA	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ for			85°C for Industrial	
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
VR310	TSET	Settling Time <sup>(1)</sup>	_	_	10	μS	

**Note 1:** Settling time measured while CVRR = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

<sup>2:</sup> Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

FIGURE 26-33: FORWARD VOLTAGE VERSUS TEMPERATURE




DS70000652F-page 338

## 28.0 PACKAGING INFORMATION

## 28.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC



20-Lead PDIP




20-Lead SSOP



20-Lead SOIC



Example



Example



Example



Example



Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

**Note:** If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

С

## **INDEX**

Α
Absolute Maximum Ratings
AC Characteristics
10-Bit ADC Specifications
ADC Specifications
Internal Fast RC (FRC) Accuracy
Internal Low-Power RC (LPRC) Accuracy 296, 342
Load Conditions
PLL Clock 296
Temperature and Voltage Specifications
ADC
Control Registers
Helpful Tips
Initialization
Key Features
Resources 221
Alternate Interrupt Vector Table (AIVT)
Analog-to-Digital Converter (ADC)
Arithmetic Logic Unit (ALU)
В
Bit-Reversed Addressing76
Example
Implementation
Sequence Table (16-Entry)77
Block Diagrams
16-Bit Timer1 Module165
6-Channel PWM1 Module
ADC1 Conversion Clock Period
ADC1 for dsPIC33FJ32(GP/MC)104 Devices
ADC1 for dsPIC33FJXX(GP/MC)101 Devices218
ADC1 for dsPIC33FJXX(GP/MC)102 Devices219
Comparator I/O Operating Modes
Comparator Voltage Reference
Connections for On-Chip Voltage Regulator
CTMU Module
Digital Filter Interconnect
DSP Engine44
dsPIC33FJXX(GP/MC)10X CPU Core38
dsPIC33FJXX(GP/MC)10X Devices
I <sup>2</sup> C Module
Input Capture x Module
MCLR Pin Connections
Multiplexing of Remappable Output for RPn144
Oscillator System
Output Compare x Module
Real-Time Clock and Calendar (RTCC) Module 243
Recommended Minimum Connection
Remappable MUX Input for U1RX142
Reset System
Shared Port Structure
SPIx Module
Timer2 and Timer4 (16-Bit)
Timer2/3 and Timer4/5 (32-Bit)
Timer3 and Timer5 (16-Bit)
UARTx Simplified
User-Programmable Blanking Function
Watchdog Timer (WDT)267
Brown-out Reset (BOR)266

Charge Time Measurement Unit. See CTMU.	
Clock Switching	
Enabling	
Sequence	132
Code Examples	
Assembly Code for Write-Protected Register	
Unlock, Fault Clearing Sequence	184
C Code for Write-Protected Register Unlock,	
Fault Clearing Sequence	
Port Write/Read	
PWRSAV Instruction Syntax	
Setting the RTCWREN Bit	244
Comparator	231
Control Registers	234
Configuration Bits	261
Description	263
CPU	
Control Registers	40
Data Addressing	
Overview	37
DSP Engine	
Adder/Subtracter	
Overflow and Saturation	. 45
Barrel Shifter	
Data Accumulators	
Write Back	46
Data Accumulators and Adder/Subtracter	
Multiplier	
Overview	
Special MCU Features	
CPU Clocking System	
Clock Selection	
Clock Sources	
Configuration Bit Values for Clock Selection	
PLL Configuration	
CTMU	121
Control Registers	257
Customer Change Notification Service	
Customer Notification Service	
Customer Support	
Oustomer Support	301
D	
Data Address Space	52
Memory Map for dsPIC33FJ16(GP/MC)101/102	
Devices, 1-Kbyte RAM	53
Memory Map for dsPIC33FJ32(GP/MC)101/102/104	
Devices, 2-Kbyte RAM	54
Near Data Space	
Organization and Alignment	
SFR Space	
Software Stack	
Width	
X and Y Spaces	

DC Characteristics	282	Н	
Brown-out Reset (BOR)	283	High-Temperature Electrical Characteristics	339
Doze Current (IDOZE)289,		-	000
High Temperature			
I/O Pin Input Specifications	290	I/O Ports	139
I/O Pin Output Specifications	292	Configuring Analog Port Pins	
Idle Current (IIDLE)286,	341	Open-Drain Configuration	
Operating Current (IDD)284, 340,	341	Parallel I/O (PIO)	
Operating MIPS vs. Voltage282,	340	Write/Read Timing	
Power-Down Current (IPD)288,	341	I <sup>2</sup> C	
Program Memory	293	Control Registers	205
Temperature and Voltage Specifications	283	Operating Modes	
Thermal Operating Conditions 282,	340	Registers	
Thermal Packaging	282	In-Circuit Debugger	
Development Support	277	In-Circuit Serial Programming (ICSP)	
Assembler		Input Capture	
MPASM Assembler	278	Control Register	
C Compilers		Input Change Notification (ICN)	
MPLAB XC	278	Instruction Addressing Modes	
Demonstration/Development Boards	280	File Register Instructions	
Evaluation and Starter Kits	280	Fundamental Modes Supported	
MPLAB Assembler, Linker, Librarian	278	MAC Instructions	
MPLAB ICD 3 In-Circuit Debugger System	279	MCU Instructions	
MPLAB PM3 Device Programmer	279	Move and Accumulator Instructions	
MPLAB REAL ICE In-Circuit Emulator System	279	Other Instructions	
MPLAB X Integrated Development		Instruction Set	
Environment Software	277	matruction oct	
MPLINK Object Linker/MPLIB Object Librarian	278	Summary	260
PICkit 3 In-Circuit Debugger/Programmer	279	Overview	
Software Simulator (MPLAB X SIM)		Symbols Used in Opcode Descriptions	
Third-Party Development Tools		Instruction-Based Power-Saving Modes	
Doze Mode	134	Idle	
dsPIC33FJ16(GP/MC)101/102		Sleep	
Device Features	2	Internet Address	
dsPIC33FJ32(GP/MC)101/102/104		Interrupt Controller	
Device Features	3	Interrupt Registers	
F		IECx	Q.
E		IFSx	
Electrical Characteristics	281	INTCON1	
Equations		INTCON2	
Device Operating Frequency	126	INTTREG	
Flash Programming Time	84	IPCx	
Maximum Row Write Time		Interrupt Setup Procedures	
Minimum Row Write Time	84	Initialization	
MS with PLL Mode	127	Interrupt Disable	
Errata	24	Interrupt Service Routine (ISR)	
F		Trap Service Routine (TSR)	
Г		Interrupt Vectors	
Flash Program Memory	83	Reset Sequence	
Control Registers		Interrupt Vector Table (IVT)	
Operations	84	Interrupts Coincident with Power Save Instructions	
Programming Algorithm	84	interrupts confederit with rower dave instructions	10-
RTSP Operation	84	L	
Table Instructions	83	LPRC Oscillator	
G		Use with WDT	267
			=0.
Getting Started with 16-Bit DSCs	33	M	
Analog and Digital Pins Configuration		Memory Organization	49
During ICSP		Microchip Internet Web Site	
Connection Requirements		Modulo Addressing	
Decoupling Capacitors		Applicability	
External Oscillator Pins		Operation Example	
ICSP Pins		Start and End Address	
Master Clear (MCLR) Pin		W Address Register Selection	
Oscillator Value Conditions on Start-up			
Unused I/Os	36		