

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 16 MIPs |
| Connectivity | I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 32KB (11K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | |
| RAM Size | 1K x 16 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 14x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj32mc104t-i-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33/PIC24 Family Reference Manual" sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, if present on the device (regardless if ADC module is not used) (see Section 2.2 "Decoupling Capacitors")
- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins"**)
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10V-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.



FIGURE 2-1: RECOMMENDED

TANK CAPACITORS 2.2.1

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor Connection (VCAP)**

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 µF and 10 µF, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 26.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 23.2 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



TABLE 4-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJXXGP101 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------------|--------|--------|--------|--------|--------|-----------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPOR0 | 06C0 | — | — | — | | | RP1R<4:0; | > | | - | _ | — | | | RP0R<4:0> | | | 0000 |
| RPOR2 | 06C4 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | RP4R<4:0> | | | 0000 |
| RPOR3 | 06C6 | _ | _ | _ | | | RP7R<4:0; | > | | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| RPOR4 | 06C8 | _ | _ | _ | | | RP9R<4:0; | > | | _ | _ | _ | | | RP8R<4:0> | | | 0000 |
| RPOR7 | 06CE | _ | _ | _ | | | RP15R<4:0 | > | | _ | _ | _ | | I | RP14R<4:0> | > | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJXXMC101 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------------|--------|--------|--------|--------|--------|-----------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPOR0 | 06C0 | — | _ | _ | | | RP1R<4:0: | > | | _ | _ | _ | | | RP0R<4:0> | | | 0000 |
| RPOR2 | 06C4 | — | - | — | - | — | - | — | — | - | — | — | | | RP4R<4:0> | | | 0000 |
| RPOR3 | 06C6 | _ | _ | _ | | | RP7R<4:0; | > | | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| RPOR4 | 06C8 | _ | _ | _ | | | RP9R<4:0; | > | | _ | _ | _ | | | RP8R<4:0> | | | 0000 |
| RPOR6 | 06CC | _ | _ | _ | | | RP13R<4:0 | > | | _ | _ | _ | | F | RP12R<4:0> | > | | 0000 |
| RPOR7 | 06CE | | — | _ | | | RP15R<4:0 | > | | — | — | _ | | F | RP14R<4:0> | > | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJXX(GP/MC)102 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------------|--------|--------|--------|--------|--------|-----------|-------|-------|-------|-------|-------|-------|-------|------------|-------|-------|---------------|
| RPOR0 | 06C0 | — | — | - | | | RP1R<4:0> | > | | — | — | — | | | RP0R<4:0> | | | 0000 |
| RPOR1 | 06C2 | — | — | — | | | RP3R<4:0> | > | | _ | _ | — | | | RP2R<4:0> | | | 0000 |
| RPOR2 | 06C4 | _ | _ | _ | | | RP5R<4:0> | > | | — | — | — | | | RP4R<4:0> | | | 0000 |
| RPOR3 | 06C6 | _ | _ | _ | | | RP7R<4:0> | > | | — | — | — | | | RP6R<4:0> | | | 0000 |
| RPOR4 | 06C8 | — | — | — | | | RP9R<4:0> | > | | _ | _ | — | | | RP8R<4:0> | | | 0000 |
| RPOR5 | 06CA | — | — | — | | | RP11R<4:0 | > | | _ | _ | — | | F | RP10R<4:0> | > | | 0000 |
| RPOR6 | 06CC | _ | _ | _ | | | RP13R<4:0 | > | | _ | _ | _ | | F | RP12R<4:0> | > | | 0000 |
| RPOR7 | 06CE | _ | _ | _ | | | RP15R<4:0 | > | | _ | _ | _ | | F | RP14R<4:0> | > | | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2011-2014 Microchip Technology Inc.

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------------|--------|--------|--------|--------|--------|------------|--------|-------|-------|-------|-------|-------|-----------|------------|-------|-------|---------------|
| TRISA | 02C0 | — | — | — | _ | — | | TRISA< | 10:7> | | — | — | | | TRISA<4:0> | | | 001F |
| PORTA | 02C2 | _ | _ | _ | _ | _ | | RA<10 | :7> | | _ | _ | | | RA<4:0> | | | xxxx |
| LATA | 02C4 | _ | _ | _ | _ | _ | LATA<10:7> | | | _ | _ | | | LATA<4:0> | | | xxxx | |
| ODCA | 02C6 | - | _ | _ | _ | _ | | ODCA< | 0:7> | | _ | _ | _ | ODCA | \<3:2> | _ | _ | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTB REGISTER MAP FOR dsPIC33FJ16GP101 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------------|--------|---------|--------|--------|--------|--------|-------|-----------|-------|-------|-------|--------|-------|-------|-------|--------|---------------|
| TRISB | 02C8 | TRISB | <15:14> | — | - | — | — | - | TRISB<9:7 | > | — | — | TRISB4 | — | — | TRISE | 3<1:0> | C393 |
| PORTB | 02CA | RB<1 | 5:14> | _ | _ | _ | _ | | RB<9:7> | | _ | _ | RB4 | _ | _ | RB< | <1:0> | xxxx |
| LATB | 02CC | LATB< | :15:14> | _ | _ | _ | _ | | LATB<9:7> | > | _ | _ | LATB4 | _ | _ | LATE | 8<1:0> | xxxx |
| ODCB | 02CE | ODCB- | <15:14> | _ | | _ | — | | ODCB<9:7 | > | _ | _ | ODCB4 | - | _ | _ | _ | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PORTB REGISTER MAP FOR dsPIC33FJ16MC101 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|-------------|--------|--------|---------|--------|--------|--------|-------|-----------|-------|-------|-------|--------|-------|-------|-------|--------|---------------|
| TRISB | 02C8 | | TRISB | <15:12> | | — | — | | TRISB<9:7 | > | — | — | TRISB4 | — | — | TRISE | 3<1:0> | F393 |
| PORTB | 02CA | | RB<1 | 5:12> | | _ | _ | | RB<9:7> | | _ | _ | RB4 | _ | _ | RB< | :1:0> | xxxx |
| LATB | 02CC | | LATB< | :15:12> | | _ | _ | | LATB<9:7> | • | — | _ | LATB4 | _ | _ | LATB | <1:0> | xxxx |
| ODCB | 02CE | | ODCB. | <15:12> | | — | — | | ODCB<9:7: | > | — | — | ODCB4 | _ | — | | | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTB REGISTER MAP FOR dsPIC33FJ16(GP/MC)102 DEVICES

| File Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|-------------|--------|---------------|--------|--------|--------|--------|-------|--------|--------|-------|-------|-------|-------|-------|-------|-------|---------------|
| TRISB | 02C8 | | | | | | | | TRISB< | :15:0> | | | | | | | | FFFF |
| PORTB | 02CA | | RB<15:0> xx | | | | | | | | | xxxx | | | | | | |
| LATB | 02CC | | LATB<15:0> xx | | | | | | | | | xxxx | | | | | | |
| ODCB | 02CE | | ODCB<15:4> 00 | | | | | | | | | | | 0000 | | | | |

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

8.1 CPU Clocking System

The dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with 4x PLL
- Primary (MS, HS or EC) Oscillator
- Primary Oscillator with 4x PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The FRC frequency depends on the FRC accuracy (see Table 26-18) and the value of the FRC Oscillator Tuning register (see Register 8-3).

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- MS (Crystal): Crystals and ceramic resonators in the range of 4 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 32 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 PLL

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip, 4x Phase Lock Loop (PLL) to provide faster output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration"**.

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 23.1 "Configuration Bits" for further details.) The initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 16 MHz are supported by the dsPIC33FJ16(GP/ MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS70193) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch (LATx) register read the latch. Writes to the Output Latch register write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that is not valid for a particular device will be disabled. This means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------|---------------|------------------|-----------------|------------------|-----------------|-------------------------|-------|
| _ | — | — | | | RP17R<4:0> | [1] | |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | | | RP16R<4:0> | [1] | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readabl | e bit | W = Writable | bit | U = Unimplen | nented bit, rea | d as '0' | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 15-13 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 12-8 | RP17R<4:0>: | Peripheral Ou | utput Function | is Assigned to | RP17 Output | Pin bits ⁽¹⁾ | |
| | (see Table 10 | -2 for peripher | al function nui | mbers) | | | |
| bit 7-5 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 4-0 | RP16R<4:0>: | Peripheral Ou | Itput Function | is Assigned to | RP16 Output | Pin bits ⁽¹⁾ | |

REGISTER 10-19: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

(see Table 10-2 for peripheral function numbers)

| REGISTER 10-20: | RPOR9: PERIPHERAL | PIN SELECT OUTPUT | REGISTER 9 |
|-----------------|--------------------------|-------------------|-------------------|
|-----------------|--------------------------|-------------------|-------------------|

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-----|-----|-------|-------|----------------------------|-------|-------|
| | _ | | | | RP19R<4:0>(1) |) | |
| bit 15 | | • | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | _ | | | RP18R<4:0> ⁽¹) |) | |
| bit 7 | | • | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |

| bit 15-13 | Unimplemented: Read as '0' |
|-----------|---|
| bit 12-8 | RP19R<4:0>: Peripheral Output Function is Assigned to RP19 Output Pin bits ⁽¹⁾ |
| | (see Table 10-2 for peripheral function numbers) |
| bit 7-5 | Unimplemented: Read as '0' |
| bit 4-0 | RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits ⁽¹⁾ |
| | (see Table 10-2 for peripheral function numbers) |

Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

Note 1: These bits are available in dsPIC33FJ32(GP/MC)104 devices only.

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of four pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active-low slave select).

In Master mode operation, SCKx is a clock output. In Slave mode, it is a clock input.

FIGURE 16-1: SPIx MODULE BLOCK DIAGRAM



REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

| bit 4 | P: Stop bit |
|-------|--|
| | 1 = Indicates that a Stop bit has been detected last |
| | 0 = Stop bit was not detected last |
| | Hardware sets or clears when Start, Repeated Start or Stop is detected. |
| bit 3 | S: Start bit |
| | 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last |
| | Hardware sets or clears when Start, Repeated Start or Stop is detected. |
| bit 2 | R_W: Read/Write Information bit (when operating as I ² C slave) |
| | 1 = Read – Indicates data transfer is output from slave 0 = Write – Indicates data transfer is input to slave |
| | Hardware sets or clears after reception of an I ² C device address byte. |
| bit 1 | RBF: Receive Buffer Full Status bit |
| | 1 = Receive is complete, I2CxRCV is full |
| | 0 = Receive is not complete, I2CxRCV is empty |
| | Hardware sets when I2CxRCV is written with received byte. Hardware clears when software reads I2CxRCV. |
| bit 0 | TBF: Transmit Buffer Full Status bit |
| | 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty |
| | Hardware sets when software writes to I2CxTRN. Hardware clears at completion of data transmission. |

FIGURE 20-4: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM



| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|-----------------|--------------------------------|---|----------------------------------|------------------------------------|---------------------------------|------------------|------------------------------|--|--|
| ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASK0 | ALRMPTR1 | ALRMPTR0 | | |
| bit 15 | | | | | | | bit 8 | | |
| DAVA | DAMO | DANO | DANO | D/M/ O | D/W/O | DAMA | DANIO | | |
| R/W-U | R/W-U | | | R/W-U | R/W-U | R/W-U | R/W-U | | |
| ARP17 | ARP16 | ARP15 | ARP14 | ARP13 | ARP12 | ARP11 | ARPIU | | |
| | | | | | | | DIL U | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | d as '0' | | | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is cle | eared | x = Bit is unki | nown | | |
| bit 15 | ALRMEN: Ala | arm Enable bit | ad automation | lly offer on old | arm overt when | | | | |
| | CHIME = 0 = Alarm is 0 | enabled (clean : 0) disabled | | illy aller all ala | ann event when | | 0> = 0x00 and | | |
| bit 14 | CHIME: Chim | ne Enable bit | | | | | | | |
| | 1 = Chime is 0 = Chime is | enabled; ARP disabled; ARP | T<7:0> bits ar T<7:0> bits st | e allowed to ro op once they i | oll over from 0x0 reach 0x00 | 00 to 0xFF | | | |
| bit 13-10 | AMASK<3:0> | Alarm Mask | Configuration | bits | | | | | |
| | 0000 = Every | / half second | | | | | | | |
| | 0001 = Every 0010 = Every | / second | | | | | | | |
| | 0011 = Every | minute | | | | | | | |
| | 0100 = Every | / 10 minutes | | | | | | | |
| | 0101 = Every 0110 = Once | a dav | | | | | | | |
| | 0111 = Once | a week | | | | | | | |
| | 1000 = Once | a month | | wedfer Febru | | | | | |
| | 1001 = Once 101x = Rese | a year (except rved – do not u | i when configu Ise | Ired for Februa | ary 29th, once e | every 4 years) | | | |
| | 11xx = Rese | rved – do not u | ise | | | | | | |
| bit 9-8 | ALRMPTR<1 | :0>: Alarm Val | ue Register W | /indow Pointer | bits | | | | |
| | Points to the c the ALRMPTF | corresponding A R<1:0> value de | Alarm Value re ecrements on | gisters when re every read or v | eading ALRMVA | ALH and ALRM | /ALL registers; hes '00'. | | |
| | ALRMVAL<15 | <u>5:8>:</u> | | | | | | | |
| | 00 = ALRMM | IN /D | | | | | | | |
| | 10 = ALRMM | NTH | | | | | | | |
| | 11 = Unimplemented | | | | | | | | |
| | ALRMVAL<7: | 0>: | | | | | | | |
| | | EC D | | | | | | | |
| | 10 = ALRMD | AY | | | | | | | |
| | 11 = Unimple | mented | | | | | | | |
| bit 7-0 | ARPT<7:0>: | Alarm Repeat | Counter Value | bits | | | | | |
| | 11111111 = . | Alarm will repe | at 255 more ti | mes | | | | | |
| | • | | | | | | | | |
| | • | Ale | | | | | | | |
| | The counter of 0xFF unless (| Alarm will not r lecrements on CHIME = 1. | epeat any alarm eve | ent. The counte | er is prevented | from rolling ove | er from 0x00 to | | |

REGISTER 21-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

REGISTER 21-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|--------|-----|-----|---------|---------|---------|---------|---------|
| — | — | — | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-------|-----|---------|---------|---------|---------|---------|---------|
| — | — | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-13 | Unimplemented: Read as '0' |
|-----------|--|
| bit 12 | MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit |
| | Contains a value of 0 or 1. |
| bit 11-8 | MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits |
| | Contains a value from 0 to 9. |
| bit 7-6 | Unimplemented: Read as '0' |
| bit 5-4 | DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits |
| | Contains a value from 0 to 3. |
| bit 3-0 | DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits |
| | Contains a value from 0 to 9. |
| | |

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x |
|--------|---------|---------|---------|---------|---------|---------|---------|
| — | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 | | | | | | | bit 8 |

| U-0 | R/W-x |
|-------|---------|---------|---------|---------|---------|---------|---------|
| — | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|--------------------|------------------|-----------------------------|--------------------|
| R = Readable bit V | N = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | 1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15 | Unimplemented: Read as '0' |
|-----------|---|
| bit 14-12 | MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits |
| | Contains a value from 0 to 5. |
| bit 11-8 | MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits |
| | Contains a value from 0 to 9. |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-4 | SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits |
| | Contains a value from 0 to 5. |
| bit 3-0 | SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits |
| | Contains a value from 0 to 9. |

23.4 Watchdog Timer (WDT)

For dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

23.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT Time-out (TWDT) period of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution
- Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 23-2: WDT BLOCK DIAGRAM

23.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

23.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disables the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.



| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
|--------------------|----------------------|---------------|---------------------------------|--|---------------|----------------|--------------------------|
| 29 | DIV | DIV.S | Wm,Wn | Signed 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.SD | Wm,Wn | Signed 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.U | Wm,Wn | Unsigned 16/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| | | DIV.UD | Wm,Wn | Unsigned 32/16-bit Integer Divide | 1 | 18 | N,Z,C,OV |
| 30 | DIVF | DIVF | Wm , Wn | Signed 16/16-bit Fractional Divide | 1 | 18 | N,Z,C,OV |
| 31 | DO | DO | #lit14,Expr | Do code to PC + Expr, lit14 + 1 times | 2 | 2 | None |
| | | DO | Wn,Expr | Do code to PC + Expr, (Wn) + 1 times | 2 | 2 | None |
| 32 | ED | ED | Wm*Wm,Acc,Wx,Wy,Wxd | Euclidean Distance (no accumulate) | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 33 | EDAC | EDAC | Wm*Wm,Acc,Wx,Wy,Wxd | Euclidean Distance | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 34 | EXCH | EXCH Wns, Wnd | | Swap Wns with Wnd | 1 | 1 | None |
| 35 | FBCL | FBCL | Ws,Wnd | Find Bit Change from Left (MSb) Side | 1 | 1 | С |
| 36 | FF1L | FF1L | Ws,Wnd | Find First One from Left (MSb) Side | 1 | 1 | С |
| 37 | FF1R | FF1R | Ws,Wnd | Find First One from Right (LSb) Side | 1 | 1 | С |
| 38 | GOTO | GOTO | Expr | Go to address | 2 | 2 | None |
| | | GOTO | Wn | Go to indirect | 1 | 2 | None |
| 39 | INC | INC | f | f = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | f,WREG | WREG = f + 1 | 1 | 1 | C,DC,N,OV,Z |
| | | INC | Ws,Wd | Wd = Ws + 1 | 1 | 1 | C,DC,N,OV,Z |
| 40 | INC2 | INC2 | f | f = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | f,WREG | WREG = f + 2 | 1 | 1 | C,DC,N,OV,Z |
| | | INC2 | Ws,Wd | Wd = Ws + 2 | 1 | 1 | C,DC,N,OV,Z |
| 41 | IOR | IOR | f | f = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | f,WREG | WREG = f .IOR. WREG | 1 | 1 | N,Z |
| | | IOR | #lit10,Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N,Z |
| | | IOR | Wb,Ws,Wd | Wd = Wb .IOR. Ws | 1 | 1 | N,Z |
| | | IOR | Wb,#lit5,Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N,Z |
| 42 | LAC | LAC | Wso,#Slit4,Acc | Load Accumulator | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 43 | LNK | LNK | #lit14 | Link Frame Pointer | 1 | 1 | None |
| 44 | LSR | LSR | f | f = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C,N,OV,Z |
| | | LSR | Ws,Wd | Wd = Logical Right Shift Ws | 1 | 1 | C,N,OV,Z |
| | | LSR | Wb,Wns,Wnd | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N,Z |
| | | LSR | Wb,#lit5,Wnd | Wnd = Logical Right Shift Wb by lit5 | 1 | 1 | N,Z |
| 45 | MAC | MAC | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB | Multiply and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| | | MAC | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd | Square and Accumulate | 1 | 1 | OA,OB,OAB, SA,SB,SAB |
| 46 | MOV | MOV | f,Wn | Move f to Wn | 1 | 1 | None |
| | | MOV | f | Move f to f | 1 | 1 | N,Z |
| | | MOV | f,WREG | Move f to WREG | 1 | 1 | None |
| | | MOV | #lit16,Wn | Move 16-bit literal to Wn | 1 | 1 | None |
| | | MOV.b | #lit8,Wn | Move 8-bit literal to Wn | 1 | 1 | None |
| | | MOV | Wn,f | Move Wn to f | 1 | 1 | None |
| | | MOV | Wso,Wdo | Move Ws to Wd | 1 | 1 | None |
| | | MOV | WREG, f | Move WREG to f | 1 | 1 | None |
| | | MOV.D | Wns,Wd | Move Double from W(ns):W(ns + 1) to Wd | 1 | 2 | None |
| | | MOV.D | Ws,Wnd | Move Double from Ws to W(nd + 1):W(nd) | 1 | 2 | None |
| 47 | MOVSAC | MOVSAC | Acc.Wx.Wxd.Wv.Wvd.AWB | Prefetch and store accumulator | 1 | 1 | None |

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

26.1 DC Characteristics

TABLE 26-1: OPERATING MIPS vs. VOLTAGE

| | Voo Bango | Tomp Bango | Max MIPS | | |
|----------------|--------------------------|-----------------|---|--|--|
| Characteristic | (in Volts) | (in °C) | dsPIC33FJ16(GP/MC)101/102 and dsPIC33FJ32(GP/MC)101/102/104 | | |
| DC5 | VBOR-3.6V ⁽¹⁾ | -40°C to +85°C | 16 | | |
| | VBOR-3.6V ⁽¹⁾ | -40°C to +125°C | 16 | | |

Note 1: Overall functional device operation at VBOR < VDD < VDDMIN is ensured but not characterized. All device analog modules, such as the ADC, etc., will function but with degraded performance below VDDMIN.

TABLE 26-2: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Тур | Max | Unit |
|---|--------|------------|-------------|------|------|
| Industrial Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | — | +125 | °C |
| Operating Ambient Temperature Range | TA | -40 | | +85 | °C |
| Extended Temperature Devices | | | | | |
| Operating Junction Temperature Range | TJ | -40 | | +140 | °C |
| Operating Ambient Temperature Range | TA | -40 | — | +125 | °C |
| Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ | PD | PINT + PIO | | | W |
| $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$ | | | | | |
| Maximum Allowed Power Dissipation | PDMAX | (| TJ — TA)/θJ | A | W |

TABLE 26-3: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Тур | Max | Unit | Notes |
|--|--------|------|-----|------|-------|
| Package Thermal Resistance, 18-pin PDIP | θJA | 50 | | °C/W | 1 |
| Package Thermal Resistance, 20-pin PDIP | θJA | 50 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SPDIP | θJA | 50 | — | °C/W | 1 |
| Package Thermal Resistance, 18-pin SOIC | θJA | 63 | — | °C/W | 1 |
| Package Thermal Resistance, 20-pin SOIC | θJA | 63 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SOIC | θJA | 55 | — | °C/W | 1 |
| Package Thermal Resistance, 20-pin SSOP | θJA | 90 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin SSOP | θJA | 71 | — | °C/W | 1 |
| Package Thermal Resistance, 28-pin QFN (6x6 mm) | θJA | 37 | — | °C/W | 1 |
| Package Thermal Resistance, 36-pin VTLA (5x5 mm) | θJA | 31.1 | — | °C/W | 1 |
| Package Thermal Resistance, 44-pin TQFP | θJA | 45 | — | °C/W | 1, 2 |
| Package Thermal Resistance, 44-pin QFN | θJA | 32 | — | °C/W | 1, 2 |
| Package Thermal Resistance, 44-pin VTLA | θJA | 30 | — | °C/W | 1, 2 |

Note 1: Junction to ambient thermal resistance; Theta-JA (θ JA) numbers are achieved by package simulations.

2: This package is available in dsPIC33FJ32(GP/MC)104 devices only.

FIGURE 26-5: TIMER1/2/3 EXTERNAL CLOCK TIMING CHARACTERISTICS



Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial -40°C \leq TA \leq +125°C for Extended Param Characteristic⁽²⁾ Symbol Min Max Units Conditions Тур No. TA10 ТтхН T1CK High Synchronous Greater of: Must also meet ns Time mode 20 or Parameter TA15, (TCY + 20)/N N = prescale value (1, 8, 64, 256) Asynchronous 35 ns _ ____ TA11 T1CK Low Must also meet TTXL Synchronous Greater of: ns Time mode 20 ns or Parameter TA15, (TCY + 20)/N N = prescale value (1, 8, 64, 256) Asynchronous 10 ns TA15 ΤτχΡ T1CK Input Synchronous Greater of: N = prescale value ns Period mode 40 or (1, 8, 64, 256) (2 TCY + 40)/N **OS60** Ft1 SOSC1/T1CK Oscillator DC 50 kHz ____ Input Frequency Range (oscillator enabled by setting the TCS (T1CON<1>) bit) TA20 TCKEXTMRL Delay from External T1CK 0.75 Tcy + 40 1.75 Tcy + 40 ns Clock Edge to Timer Increment

TABLE 26-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 26-50: COMPARATOR TIMING SPECIFICATIONS

| AC CHARACTERISTICS | | | | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$ | | | | |
|--|--------|---|------|---|-----|----|------------|--|
| Param No. | Symbol | Characteristic | Min. | Min. Typ Max. | | | Conditions | |
| 300 | TRESP | Response Time ^(1,2) | _ | 150 | 400 | ns | | |
| 301 | TMC20V | Comparator Mode Change to Output Valid ⁽¹⁾ | — | _ | 10 | μS | | |
| 302 TON2OV Comparator Enabled to Output Valid ⁽¹⁾ | | — | _ | 10 | μs | | | |

Note 1: Parameters are characterized but not tested.

2: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-51: COMPARATOR MODULE SPECIFICATIONS

| DC CH | ARACTER | ISTICS | $\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$ | | | | |
|--------------|---------|--|---|------|-------------|------------|--|
| Param No. | Symbol | Characteristic | Min. Typ Max. Units | | | Conditions | |
| D300 | VIOFF | Input Offset Voltage ⁽¹⁾ | -20 | ±10 | 20 | mV | |
| D301 | VICM | Input Common-Mode Voltage ⁽¹⁾ | 0 | — | AVDD - 1.5V | V | |
| D302 | CMRR | Common-Mode Rejection Ratio ⁽¹⁾ | -54 | _ | — | dB | |
| D305 | IVREF | Internal Voltage Reference ⁽¹⁾ | 1.116 | 1.24 | 1.364 | V | |

Note 1: Parameters are characterized but not tested.

TABLE 26-52: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

| AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended | | | | |
|--------------------|--------|------------------------------|--|--|----|-------|------------|
| Param No. | Symbol | Characteristic | Min. Typ Max. Uni | | | Units | Conditions |
| VR310 | TSET | Settling Time ⁽¹⁾ | — | | 10 | μS | |

Note 1: Settling time measured while CVRR = 1 and the CVR<3:0> bits transition from '0000' to '1111'.

| DC CHARACT | ERISTICS | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +150°C for High Temperature | | | | |
|------------------|----------------|-------------|---|-------------|-------------------|--|--|
| Parameter No. | Typical | Мах | Units | Conditions | | | |
| Operating Cur | rent (IDD) – o | dsPIC33FJ32 | 2(GP/MC)10) | (Devices | | | |
| DC20e | 1.3 | 2.0 | mA | 3.3V | LPRC (32.768 kHz) | | |
| DC22e | 7.25 | 8.5 | mA | 3.3V 5 MIPS | | | |

TABLE 27-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD))

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE))

| DC CHARACT | ERISTICS | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature | | | | | |
|--|----------|-----|--|------------------------|-------------------|--|--|--|
| Parameter No. | Typical | Мах | Units | Conditions | | | | |
| Idle Current (IIDLE) – dsPIC33FJ16(GP/MC)10X Devices | | | | | | | | |
| DC40e | 0.5 | 1.0 | mA | 3.3V | LPRC (32.768 kHz) | | | |
| DC22e | 1.2 | 1.6 | mA | 3.3V 5 MIPS | | | | |
| Idle Current (IIDLE) – dsPIC33FJ32(GP/MC)10X Devices | | | | | | | | |
| DC40e | 0.5 | 1.0 | mA | 3.3V LPRC (32.768 kHz) | | | | |
| DC22e | 1.4 | 1.8 | mA | 3.3V | 5 MIPS | | | |

TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACT | ERISTICS | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature | | | | |
|------------------|------------------------|------------|--|------------------------------------|--|--|--|
| Parameter No. | Typical ⁽¹⁾ | Мах | Units | Conditions | | | |
| Power-Down (| Current (IPD) | - dsPIC33F | JXX(GP/MC) | 10X | | | |
| DC60e | 500 | 1000 | μA | 3.3V Base Power-Down Current | | | |
| DC61e | 650 | 1000 | μA | 3.3V Watchdog Timer Current: ∆IWDT | | | |

Note 1: Data in the Typical column is 3.3V unless otherwise stated.

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | Е | | 1.27 BSC | |
| Contact Pad Spacing | С | | 9.40 | |
| Contact Pad Width (X20) | Х | | | 0.60 |
| Contact Pad Length (X20) | Y | | | 1.95 |
| Distance Between Pads | Gx | 0.67 | | |
| Distance Between Pads | G | 7.45 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A