



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                                             |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                    |
| Core Processor                  | MPC8xx                                                                                                                                                      |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                              |
| Speed                           | 80MHz                                                                                                                                                       |
| Co-Processors/DSP               | Communications; CPM                                                                                                                                         |
| RAM Controllers                 | DRAM                                                                                                                                                        |
| Graphics Acceleration           | No                                                                                                                                                          |
| Display & Interface Controllers | -                                                                                                                                                           |
| Ethernet                        | 10Mbps (4), 10/100Mbps (1)                                                                                                                                  |
| SATA                            | -                                                                                                                                                           |
| USB                             | -                                                                                                                                                           |
| Voltage - I/O                   | 3.3V                                                                                                                                                        |
| Operating Temperature           | 0°C ~ 95°C (TA)                                                                                                                                             |
| Security Features               | -                                                                                                                                                           |
| Package / Case                  | 357-BBGA                                                                                                                                                    |
| Supplier Device Package         | 357-PBGA (25x25)                                                                                                                                            |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc860tvr80d4">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc860tvr80d4</a> |

Table 7. Bus Operation Timings (continued)

| Num  | Characteristic                                                                                                                         | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|------|----------------------------------------------------------------------------------------------------------------------------------------|--------|-------|--------|-------|--------|-------|--------|-------|------|
|      |                                                                                                                                        | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| B9   | CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z                              | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.04 | ns   |
| B11  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion                                                                                  | 7.58   | 13.58 | 6.25   | 12.25 | 5.00   | 11.00 | 3.80   | 11.29 | ns   |
| B11a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ assertion (when driven by the memory controller or PCMCIA interface)                       | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.75  | ns   |
| B12  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation                                                                                   | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 8.54  | ns   |
| B12a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ negation (when driven by the memory controller or PCMCIA interface)                        | 2.50   | 11.00 | 2.50   | 11.00 | 2.50   | 11.00 | 2.50   | 9.00  | ns   |
| B13  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ High-Z                                                                                     | 7.58   | 21.58 | 6.25   | 20.25 | 5.00   | 19.00 | 3.80   | 14.04 | ns   |
| B13a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ High-Z (when driven by the memory controller or PCMCIA interface)                          | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B14  | CLKOUT to $\overline{TEA}$ assertion                                                                                                   | 2.50   | 10.00 | 2.50   | 10.00 | 2.50   | 10.00 | 2.50   | 9.00  | ns   |
| B15  | CLKOUT to $\overline{TEA}$ High-Z                                                                                                      | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B16  | $\overline{TA}$ , $\overline{BI}$ valid to CLKOUT (setup time)                                                                         | 9.75   | —     | 9.75   | —     | 9.75   | —     | 6.00   | —     | ns   |
| B16a | $\overline{TEA}$ , $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid to CLKOUT (setup time)                                 | 10.00  | —     | 10.00  | —     | 10.00  | —     | 4.50   | —     | ns   |
| B16b | $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ , valid to CLKOUT (setup time) <sup>5</sup>                                        | 8.50   | —     | 8.50   | —     | 8.50   | —     | 4.00   | —     | ns   |
| B17  | CLKOUT to $\overline{TA}$ , $\overline{TEA}$ , $\overline{BI}$ , $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ valid (hold time) | 1.00   | —     | 1.00   | —     | 1.00   | —     | 2.00   | —     | ns   |
| B17a | CLKOUT to $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid (hold time)                                                     | 2.00   | —     | 2.00   | —     | 2.00   | —     | 2.00   | —     | ns   |
| B18  | D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) <sup>6</sup>                                                                 | 6.00   | —     | 6.00   | —     | 6.00   | —     | 6.00   | —     | ns   |
| B19  | CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) <sup>6</sup>                                                                  | 1.00   | —     | 1.00   | —     | 1.00   | —     | 2.00   | —     | ns   |
| B20  | D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) <sup>7</sup>                                                                | 4.00   | —     | 4.00   | —     | 4.00   | —     | 4.00   | —     | ns   |
| B21  | CLKOUT falling edge to D(0:31), DP(0:3) valid (hold time) <sup>7</sup>                                                                 | 2.00   | —     | 2.00   | —     | 2.00   | —     | 2.00   | —     | ns   |
| B22  | CLKOUT rising edge to $\overline{CS}$ asserted GPCM ACS = 00                                                                           | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.04 | ns   |
| B22a | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0                                                                | —      | 8.00  | —      | 8.00  | —      | 8.00  | —      | 8.00  | ns   |
| B22b | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 0                                                      | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B22c | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 1                                                      | 10.86  | 17.99 | 8.88   | 16.00 | 7.00   | 14.13 | 5.18   | 12.31 | ns   |

Table 7. Bus Operation Timings (continued)

| Num  | Characteristic                                                                                                                                                                                                                        | 33 MHz |      | 40 MHz |      | 50 MHz |      | 66 MHz |      | Unit |
|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|------|--------|------|--------|------|--------|------|------|
|      |                                                                                                                                                                                                                                       | Min    | Max  | Min    | Max  | Min    | Max  | Min    | Max  |      |
| B29d | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0                                                                                                                               | 43.45  | —    | 35.5   | —    | 28.00  | —    | 20.73  | —    | ns   |
| B29e | $\overline{CS}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0                                                                                                             | 43.45  | —    | 35.5   | —    | 28.00  | —    | 29.73  | —    | ns   |
| B29f | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1                                                                                                                               | 8.86   | —    | 6.88   | —    | 5.00   | —    | 3.18   | —    | ns   |
| B29g | $\overline{CS}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1                                                                                                             | 8.86   | —    | 6.88   | —    | 5.00   | —    | 3.18   | —    | ns   |
| B29h | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1                                                                                                                               | 38.67  | —    | 31.38  | —    | 24.50  | —    | 17.83  | —    | ns   |
| B29i | $\overline{CS}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1                                                                                                             | 38.67  | —    | 31.38  | —    | 24.50  | —    | 17.83  | —    | ns   |
| B30  | $\overline{CS}$ , $\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access <sup>8</sup>                                                                                                                        | 5.58   | —    | 4.25   | —    | 3.00   | —    | 1.79   | —    | ns   |
| B30a | $\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM, write access, TRLX = 0, CSNT = 1, $\overline{CS}$ negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0               | 13.15  | —    | 10.50  | —    | 8.00   | —    | 5.58   | —    | ns   |
| B30b | $\overline{WE}(0:3)$ negated to A(0:31), invalid GPCM BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT = 1. $\overline{CS}$ negated to A(0:31), Invalid GPCM, write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0 | 43.45  | —    | 35.50  | —    | 28.00  | —    | 20.73  | —    | ns   |
| B30c | $\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 0, CSNT = 1. $\overline{CS}$ negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, ACS = 11, EBDF = 1                   | 8.36   | —    | 6.38   | —    | 4.50   | —    | 2.68   | —    | ns   |
| B30d | $\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT = 1. $\overline{CS}$ negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1                 | 38.67  | —    | 31.38  | —    | 24.50  | —    | 17.83  | —    | ns   |
| B31  | CLKOUT falling edge to $\overline{CS}$ valid—as requested by control bit CST4 in the corresponding word in UPM                                                                                                                        | 1.50   | 6.00 | 1.50   | 6.00 | 1.50   | 6.00 | 1.50   | 6.00 | ns   |

Table 7. Bus Operation Timings (continued)

| Num  | Characteristic                                                                                                                | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|------|-------------------------------------------------------------------------------------------------------------------------------|--------|-------|--------|-------|--------|-------|--------|-------|------|
|      |                                                                                                                               | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| B31a | CLKOUT falling edge to $\overline{CS}$ valid—as requested by control bit CST1 in the corresponding word in UPM                | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B31b | CLKOUT rising edge to $\overline{CS}$ valid—as requested by control bit CST2 in the corresponding word in UPM                 | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | ns   |
| B31c | CLKOUT rising edge to $\overline{CS}$ valid—as requested by control bit CST3 in the corresponding word in UPM                 | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.04 | ns   |
| B31d | CLKOUT falling edge to $\overline{CS}$ valid—as requested by control bit CST1 in the corresponding word in UPM, EBDF = 1      | 13.26  | 17.99 | 11.28  | 16.00 | 9.40   | 14.13 | 7.58   | 12.31 | ns   |
| B32  | CLKOUT falling edge to $\overline{BS}$ valid—as requested by control bit BST4 in the corresponding word in UPM                | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B32a | CLKOUT falling edge to $\overline{BS}$ valid—as requested by control bit BST1 in the corresponding word in UPM, EBDF = 0      | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B32b | CLKOUT rising edge to $\overline{BS}$ valid—as requested by control bit BST2 in the corresponding word in UPM                 | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | ns   |
| B32c | CLKOUT rising edge to $\overline{BS}$ valid—as requested by control bit BST3 in the corresponding word in UPM                 | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B32d | CLKOUT falling edge to $\overline{BS}$ valid—as requested by control bit BST1 in the corresponding word in UPM, EBDF = 1      | 13.26  | 17.99 | 11.28  | 16.00 | 9.40   | 14.13 | 7.58   | 12.31 | ns   |
| B33  | CLKOUT falling edge to $\overline{GPL}$ valid—as requested by control bit GxT4 in the corresponding word in UPM               | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B33a | CLKOUT rising edge to $\overline{GPL}$ valid—as requested by control bit GxT3 in the corresponding word in UPM                | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B34  | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid—as requested by control bit CST4 in the corresponding word in UPM | 5.58   | —     | 4.25   | —     | 3.00   | —     | 1.79   | —     | ns   |
| B34a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid—as requested by control bit CST1 in the corresponding word in UPM | 13.15  | —     | 10.50  | —     | 8.00   | —     | 5.58   | —     | ns   |
| B34b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid—as requested by control bit CST2 in the corresponding word in UPM | 20.73  | —     | 16.75  | —     | 13.00  | —     | 9.36   | —     | ns   |

Figure 7 provides the timing for the synchronous input signals.




Figure 7. Synchronous Input Signals Timing

Figure 8 provides normal case timing for input data. It also applies to normal read accesses under the control of the UPM in the memory controller.




Figure 8. Input Data Timing in Normal Case

Figure 9 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)




Figure 9. Input Data Timing when Controlled by UPM in the Memory Controller and DLT3 = 1

Figure 10 through Figure 13 provide the timing for the external bus read controlled by various GPCM factors.






Figure 10. External Bus Read Timing (GPCM Controlled—ACS = 00)

Figure 18 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.



**Figure 18. Asynchronous UPWAIT Asserted Detection in UPM Handled Cycles Timing**

Figure 19 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.



**Figure 19. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing**


Table 8 provides interrupt timing for the MPC860.

**Table 8. Interrupt Timing**

| Num | Characteristic <sup>1</sup>                                        | All Frequencies                |     | Unit |
|-----|--------------------------------------------------------------------|--------------------------------|-----|------|
|     |                                                                    | Min                            | Max |      |
| I39 | $\overline{\text{IRQ}}_x$ valid to CLKOUT rising edge (setup time) | 6.00                           | —   | ns   |
| I40 | $\overline{\text{IRQ}}_x$ hold time after CLKOUT                   | 2.00                           | —   | ns   |
| I41 | $\overline{\text{IRQ}}_x$ pulse width low                          | 3.00                           | —   | ns   |
| I42 | $\overline{\text{IRQ}}_x$ pulse width high                         | 3.00                           | —   | ns   |
| I43 | $\overline{\text{IRQ}}_x$ edge-to-edge time                        | $4 \times T_{\text{CLOCKOUT}}$ | —   | —    |


<sup>1</sup> The timings I39 and I40 describe the testing conditions under which the  $\overline{\text{IRQ}}$  lines are tested when being defined as level-sensitive. The  $\overline{\text{IRQ}}$  lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.  
The timings I41, I42, and I43 are specified to allow the correct function of the  $\overline{\text{IRQ}}$  lines detection circuitry and have no direct relation with the total system interrupt latency that the MPC860 is able to support.

Figure 23 provides the interrupt detection timing for the external level-sensitive lines.



**Figure 23. Interrupt Detection Timing for External Level Sensitive Lines**

Figure 24 provides the interrupt detection timing for the external edge-sensitive lines.



**Figure 24. Interrupt Detection Timing for External Edge Sensitive Lines**

Figure 25 provides the PCMCIA access cycle timing for the external bus read.




Figure 25. PCMCIA Access Cycle Timing External Bus Read


Table 10 shows the PCMCIA port timing for the MPC860.

**Table 10. PCMCIA Port Timing**

| Num | Characteristic                                               | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|-----|--------------------------------------------------------------|--------|-------|--------|-------|--------|-------|--------|-------|------|
|     |                                                              | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| P57 | CLKOUT to OPx valid                                          | —      | 19.00 | —      | 19.00 | —      | 19.00 | —      | 19.00 | ns   |
| P58 | $\overline{\text{HRESET}}$ negated to OPx drive <sup>1</sup> | 25.73  | —     | 21.75  | —     | 18.00  | —     | 14.36  | —     | ns   |
| P59 | IP_Xx valid to CLKOUT rising edge                            | 5.00   | —     | 5.00   | —     | 5.00   | —     | 5.00   | —     | ns   |
| P60 | CLKOUT rising edge to IP_Xx invalid                          | 1.00   | —     | 1.00   | —     | 1.00   | —     | 1.00   | —     | ns   |


<sup>1</sup> OP2 and OP3 only.

Figure 28 provides the PCMCIA output port timing for the MPC860.



**Figure 28. PCMCIA Output Port Timing**

Figure 29 provides the PCMCIA output port timing for the MPC860.



**Figure 29. PCMCIA Input Port Timing**

Table 12 shows the reset timing for the MPC860.

**Table 12. Reset Timing**

| Num | Characteristic                                                                                           | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|-----|----------------------------------------------------------------------------------------------------------|--------|-------|--------|-------|--------|-------|--------|-------|------|
|     |                                                                                                          | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| R69 | CLKOUT to $\overline{\text{HRESET}}$ high impedance                                                      | —      | 20.00 | —      | 20.00 | —      | 20.00 | —      | 20.00 | ns   |
| R70 | CLKOUT to $\overline{\text{SRESET}}$ high impedance                                                      | —      | 20.00 | —      | 20.00 | —      | 20.00 | —      | 20.00 | ns   |
| R71 | $\overline{\text{RSTCONF}}$ pulse width                                                                  | 515.15 | —     | 425.00 | —     | 340.00 | —     | 257.58 | —     | ns   |
| R72 | —                                                                                                        | —      | —     | —      | —     | —      | —     | —      | —     |      |
| R73 | Configuration data to $\overline{\text{HRESET}}$ rising edge setup time                                  | 504.55 | —     | 425.00 | —     | 350.00 | —     | 277.27 | —     | ns   |
| R74 | Configuration data to $\overline{\text{RSTCONF}}$ rising edge setup time                                 | 350.00 | —     | 350.00 | —     | 350.00 | —     | 350.00 | —     | ns   |
| R75 | Configuration data hold time after $\overline{\text{RSTCONF}}$ negation                                  | 0.00   | —     | 0.00   | —     | 0.00   | —     | 0.00   | —     | ns   |
| R76 | Configuration data hold time after $\overline{\text{HRESET}}$ negation                                   | 0.00   | —     | 0.00   | —     | 0.00   | —     | 0.00   | —     | ns   |
| R77 | $\overline{\text{HRESET}}$ and $\overline{\text{RSTCONF}}$ asserted to data out drive                    | —      | 25.00 | —      | 25.00 | —      | 25.00 | —      | 25.00 | ns   |
| R78 | $\overline{\text{RSTCONF}}$ negated to data out high impedance                                           | —      | 25.00 | —      | 25.00 | —      | 25.00 | —      | 25.00 | ns   |
| R79 | CLKOUT of last rising edge before chip three-state $\overline{\text{HRESET}}$ to data out high impedance | —      | 25.00 | —      | 25.00 | —      | 25.00 | —      | 25.00 | ns   |
| R80 | DSDI, DSCK setup                                                                                         | 90.91  | —     | 75.00  | —     | 60.00  | —     | 45.45  | —     | ns   |
| R81 | DSDI, DSCK hold time                                                                                     | 0.00   | —     | 0.00   | —     | 0.00   | —     | 0.00   | —     | ns   |
| R82 | $\overline{\text{SRESET}}$ negated to CLKOUT rising edge for DSDI and DSCK sample                        | 242.42 | —     | 200.00 | —     | 160.00 | —     | 121.21 | —     | ns   |

# 11 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC860.

## 11.1 PIP/PIO AC Electrical Specifications

Table 14 provides the PIP/PIO AC timings as shown in Figure 39 through Figure 43.

Table 14. PIP/PIO Timing

| Num | Characteristic                                                       | All Frequencies |     | Unit |
|-----|----------------------------------------------------------------------|-----------------|-----|------|
|     |                                                                      | Min             | Max |      |
| 21  | Data-in setup time to STBI low                                       | 0               | —   | ns   |
| 22  | Data-in hold time to STBI high                                       | $2.5 - t_3^1$   | —   | CLK  |
| 23  | STBI pulse width                                                     | 1.5             | —   | CLK  |
| 24  | STBO pulse width                                                     | 1 CLK – 5 ns    | —   | ns   |
| 25  | Data-out setup time to STBO low                                      | 2               | —   | CLK  |
| 26  | Data-out hold time from STBO high                                    | 5               | —   | CLK  |
| 27  | STBI low to STBO low (Rx interlock)                                  | —               | 2   | CLK  |
| 28  | STBI low to STBO high (Tx interlock)                                 | 2               | —   | CLK  |
| 29  | Data-in setup time to clock high                                     | 15              | —   | ns   |
| 30  | Data-in hold time from clock high                                    | 7.5             | —   | ns   |
| 31  | Clock low to data-out valid (CPU writes data, control, or direction) | —               | 25  | ns   |

<sup>1</sup>  $t_3$  = Specification 23.




Figure 39. PIP Rx (Interlock Mode) Timing Diagram




Figure 52. SI Receive Timing with Double-Speed Clocking (DSC = 1)




Figure 54. SI Transmit Timing with Double Speed Clocking (DSC = 1)

Figure 56 through Figure 58 show the NMSI timings.




Figure 56. SCC NMSI Receive Timing Diagram







Figure 57. SCC NMSI Transmit Timing Diagram



**Figure 61. Ethernet Transmit Timing Diagram**



**Figure 62. CAM Interface Receive Start Timing Diagram**



**Figure 63. CAM Interface  $\overline{\text{REJECT}}$  Timing Diagram**




Figure 66. SPI Master (CP = 1) Timing Diagram

## 11.11 SPI Slave AC Electrical Specifications

Table 25 provides the SPI slave timings as shown in Figure 67 and Figure 68.

Table 25. SPI Slave Timing

| Num | Characteristic                                              | All Frequencies |     | Unit      |
|-----|-------------------------------------------------------------|-----------------|-----|-----------|
|     |                                                             | Min             | Max |           |
| 170 | Slave cycle time                                            | 2               | —   | $t_{cyc}$ |
| 171 | Slave enable lead time                                      | 15              | —   | ns        |
| 172 | Slave enable lag time                                       | 15              | —   | ns        |
| 173 | Slave clock (SPICLK) high or low time                       | 1               | —   | $t_{cyc}$ |
| 174 | Slave sequential transfer delay (does not require deselect) | 1               | —   | $t_{cyc}$ |
| 175 | Slave data setup time (inputs)                              | 20              | —   | ns        |
| 176 | Slave data hold time (inputs)                               | 20              | —   | ns        |
| 177 | Slave access time                                           | —               | 50  | ns        |

## 11.12 I<sup>2</sup>C AC Electrical Specifications

Table 26 provides the I<sup>2</sup>C (SCL < 100 kHz) timings.

Table 26. I<sup>2</sup>C Timing (SCL < 100 kHz)

| Num | Characteristic                            | All Frequencies |     | Unit |
|-----|-------------------------------------------|-----------------|-----|------|
|     |                                           | Min             | Max |      |
| 200 | SCL clock frequency (slave)               | 0               | 100 | kHz  |
| 200 | SCL clock frequency (master) <sup>1</sup> | 1.5             | 100 | kHz  |
| 202 | Bus free time between transmissions       | 4.7             | —   | μs   |
| 203 | Low period of SCL                         | 4.7             | —   | μs   |
| 204 | High period of SCL                        | 4.0             | —   | μs   |
| 205 | Start condition setup time                | 4.7             | —   | μs   |
| 206 | Start condition hold time                 | 4.0             | —   | μs   |
| 207 | Data hold time                            | 0               | —   | μs   |
| 208 | Data setup time                           | 250             | —   | ns   |
| 209 | SDL/SCL rise time                         | —               | 1   | μs   |
| 210 | SDL/SCL fall time                         | —               | 300 | ns   |
| 211 | Stop condition setup time                 | 4.7             | —   | μs   |

<sup>1</sup> SCL frequency is given by  $SCL = BRGCLK\_frequency / ((BRG\ register + 3) \times pre\_scaler \times 2)$ .  
The ratio SYNCCLK/(BRGCLK/pre\_scaler) must be greater than or equal to 4/1.

Table 27 provides the I<sup>2</sup>C (SCL > 100 kHz) timings.

Table 27. I<sup>2</sup>C Timing (SCL > 100 kHz)

| Num | Characteristic                            | Expression | All Frequencies |               | Unit |
|-----|-------------------------------------------|------------|-----------------|---------------|------|
|     |                                           |            | Min             | Max           |      |
| 200 | SCL clock frequency (slave)               | fSCL       | 0               | BRGCLK/48     | Hz   |
| 200 | SCL clock frequency (master) <sup>1</sup> | fSCL       | BRGCLK/16512    | BRGCLK/48     | Hz   |
| 202 | Bus free time between transmissions       |            | 1/(2.2 * fSCL)  | —             | s    |
| 203 | Low period of SCL                         |            | 1/(2.2 * fSCL)  | —             | s    |
| 204 | High period of SCL                        |            | 1/(2.2 * fSCL)  | —             | s    |
| 205 | Start condition setup time                |            | 1/(2.2 * fSCL)  | —             | s    |
| 206 | Start condition hold time                 |            | 1/(2.2 * fSCL)  | —             | s    |
| 207 | Data hold time                            |            | 0               | —             | s    |
| 208 | Data setup time                           |            | 1/(40 * fSCL)   | —             | s    |
| 209 | SDL/SCL rise time                         |            | —               | 1/(10 * fSCL) | s    |
| 210 | SDL/SCL fall time                         |            | —               | 1/(33 * fSCL) | s    |
| 211 | Stop condition setup time                 |            | 1/2(2.2 * fSCL) | —             | s    |

<sup>1</sup> SCL frequency is given by  $SCL = BRGCLK\_frequency / ((BRG\ register + 3) \times pre\_scaler \times 2)$ .  
The ratio SYNCCLK/(BRGCLK / pre\_scaler) must be greater than or equal to 4/1.


### 13.3 MII Async Inputs Signal Timing (MII\_CRCS, MII\_COL)

Table 31 provides information on the MII async inputs signal timing.

**Table 31. MII Async Inputs Signal Timing**

| Num | Characteristic                        | Min | Max | Unit              |
|-----|---------------------------------------|-----|-----|-------------------|
| M9  | MII_CRCS, MII_COL minimum pulse width | 1.5 | —   | MII_TX_CLK period |

Figure 74 shows the MII asynchronous inputs signal timing diagram.



**Figure 74. MII Async Inputs Timing Diagram**

### 13.4 MII Serial Management Channel Timing (MII\_MDIO, MII\_MDC)

Table 32 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation.

**Table 32. MII Serial Management Channel Timing**

| Num | Characteristic                                                              | Min | Max | Unit           |
|-----|-----------------------------------------------------------------------------|-----|-----|----------------|
| M10 | MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay) | 0   | —   | ns             |
| M11 | MII_MDC falling edge to MII_MDIO output valid (max prop delay)              | —   | 25  | ns             |
| M12 | MII_MDIO (input) to MII_MDC rising edge setup                               | 10  | —   | ns             |
| M13 | MII_MDIO (input) to MII_MDC rising edge hold                                | 0   | —   | ns             |
| M14 | MII_MDC pulse width high                                                    | 40% | 60% | MII_MDC period |
| M15 | MII_MDC pulse width low                                                     | 40% | 60% | MII_MDC period |

## 14.2 Pin Assignments

Figure 76 shows the top view pinout of the PBGA package. For additional information, see the *MPC860 PowerQUICC User's Manual*, or the *MPC855T User's Manual*.

**NOTE:** This is the top view of the device.




Figure 76. Pinout of the PBGA Package

# 14.3 Mechanical Dimensions of the PBGA Package

Figure 77 shows the mechanical dimensions of the ZP PBGA package.




Figure 77. Mechanical Dimensions and Bottom Surface Nomenclature of the ZP PBGA Package