Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 50MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10Mbps (2) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 95°C (TA) |
| Security Features | - |
| Package / Case | 357-BBGA |
| Supplier Device Package | 357-PBGA (25x25) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc860devr50d4 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Thermal Characteristics

Figure 1 shows the undershoot and overshoot voltages at the interface of the MPC860.



1. t_{interface} refers to the clock period associated with the bus clock interface.

Figure 1. Undershoot/Overshoot Voltage for V_{DDH} and V_{DDL}

4 Thermal Characteristics

Table 3. Package Description

| Package Designator | Package Code (Case No.) | Package Description |
|--------------------|-------------------------|-------------------------|
| ZP | 5050 (1103-01) | PBGA 357 25*25*0.9P1.27 |
| ZQ/VR | 5058 (1103D-02) | PBGA 357 25*25*1.2P1.27 |



| | Characteristic | | MHz | 40 MHz | | 50 MHz | | 66 MHz | | |
|------|--|-------|-------|--------|-------|--------|-------|--------|-------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| B9 | CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z | 7.58 | 14.33 | 6.25 | 13.00 | 5.00 | 11.75 | 3.80 | 10.04 | ns |
| B11 | CLKOUT to \overline{TS} , \overline{BB} assertion | 7.58 | 13.58 | 6.25 | 12.25 | 5.00 | 11.00 | 3.80 | 11.29 | ns |
| B11a | CLKOUT to \overline{TA} , \overline{BI} assertion (when driven by the memory controller or PCMCIA interface) | 2.50 | 9.25 | 2.50 | 9.25 | 2.50 | 9.25 | 2.50 | 9.75 | ns |
| B12 | CLKOUT to \overline{TS} , \overline{BB} negation | 7.58 | 14.33 | 6.25 | 13.00 | 5.00 | 11.75 | 3.80 | 8.54 | ns |
| B12a | CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) | 2.50 | 11.00 | 2.50 | 11.00 | 2.50 | 11.00 | 2.50 | 9.00 | ns |
| B13 | CLKOUT to TS, BB High-Z | 7.58 | 21.58 | 6.25 | 20.25 | 5.00 | 19.00 | 3.80 | 14.04 | ns |
| B13a | CLKOUT to \overline{TA} , \overline{BI} High-Z (when driven by the memory controller or PCMCIA interface) | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | ns |
| B14 | CLKOUT to TEA assertion | 2.50 | 10.00 | 2.50 | 10.00 | 2.50 | 10.00 | 2.50 | 9.00 | ns |
| B15 | CLKOUT to TEA High-Z | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | ns |
| B16 | TA, BI valid to CLKOUT (setup time) | 9.75 | | 9.75 | | 9.75 | _ | 6.00 | _ | ns |
| B16a | TEA, KR, RETRY, CR valid to CLKOUT (setup time) | 10.00 | _ | 10.00 | — | 10.00 | — | 4.50 | — | ns |
| B16b | $\overline{\text{BB}}, \overline{\text{BG}}, \overline{\text{BR}}, \text{ valid to CLKOUT (setup time)}^5$ | 8.50 | | 8.50 | | 8.50 | _ | 4.00 | _ | ns |
| B17 | CLKOUT to \overline{TA} , \overline{TEA} , \overline{BI} , \overline{BB} , \overline{BG} , \overline{BR} valid (hold time) | 1.00 | — | 1.00 | — | 1.00 | — | 2.00 | — | ns |
| B17a | CLKOUT to KR, RETRY, CR valid (hold time) | 2.00 | — | 2.00 | — | 2.00 | — | 2.00 | — | ns |
| B18 | D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) ⁶ | 6.00 | — | 6.00 | — | 6.00 | — | 6.00 | — | ns |
| B19 | CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) ⁶ | 1.00 | — | 1.00 | — | 1.00 | — | 2.00 | — | ns |
| B20 | D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) ⁷ | 4.00 | — | 4.00 | — | 4.00 | — | 4.00 | — | ns |
| B21 | CLKOUT falling edge to D(0:31), DP(0:3) valid (hold time) ⁷ | 2.00 | — | 2.00 | — | 2.00 | — | 2.00 | — | ns |
| B22 | CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00 | 7.58 | 14.33 | 6.25 | 13.00 | 5.00 | 11.75 | 3.80 | 10.04 | ns |
| B22a | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0 | | 8.00 | | 8.00 | | 8.00 | | 8.00 | ns |
| B22b | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 | 7.58 | 14.33 | 6.25 | 13.00 | 5.00 | 11.75 | 3.80 | 10.54 | ns |
| B22c | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 | 10.86 | 17.99 | 8.88 | 16.00 | 7.00 | 14.13 | 5.18 | 12.31 | ns |

Table 7. Bus Operation Timings (continued)

MPC860 PowerQUICC Family Hardware Specifications, Rev. 10



| | | 33 | MHz | 40 1 | MHz | 50 I | MHz | 66 I | ИНz | |
|------|--|-------|------|-------|------|-------|------|-------|------|------|
| Num | Characteristic | Min | Мах | Min | Мах | Min | Мах | Min | Max | Unit |
| B29d | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0 | 43.45 | | 35.5 | _ | 28.00 | | 20.73 | _ | ns |
| B29e | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0 | 43.45 | | 35.5 | | 28.00 | | 29.73 | _ | ns |
| B29f | \overline{WE} (0:3) negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1 | 8.86 | _ | 6.88 | _ | 5.00 | _ | 3.18 | | ns |
| B29g | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 | 8.86 | _ | 6.88 | — | 5.00 | — | 3.18 | _ | ns |
| B29h | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1 | 38.67 | — | 31.38 | — | 24.50 | — | 17.83 | _ | ns |
| B29i | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 | 38.67 | | 31.38 | | 24.50 | | 17.83 | _ | ns |
| B30 | \overline{CS} , \overline{WE} (0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access ⁸ | 5.58 | — | 4.25 | — | 3.00 | — | 1.79 | | ns |
| B30a | $\overline{\text{WE}}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM, write access, TRLX = 0, CSNT = 1, $\overline{\text{CS}}$ negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1 ACS = 10, or ACS = 11, EBDF = 0 | 13.15 | _ | 10.50 | _ | 8.00 | _ | 5.58 | | ns |
| B30b | $\label{eq:weighted} \hline WE(0:3) \ negated to \ A(0:31), \ invalid \ GPCM \\ BADDR(28:30) \ invalid \ GPCM \ write \ access, \\ TRLX = 1, \ CSNT = 1. \ \overline{CS} \ negated to \\ A(0:31), \ Invalid \ GPCM, \ write \ access, \\ TRLX = 1, \ CSNT = 1, \ ACS = 10, \ or \\ ACS = 11, \ EBDF = 0 \\ \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$ | 43.45 | _ | 35.50 | _ | 28.00 | _ | 20.73 | _ | ns |
| B30c | $\label{eq:weighted} \begin{array}{ c c c c } \hline WE(0:3) \mbox{ negated to } A(0:31), \mbox{ BADDR}(28:30) \\ \hline \mbox{ invalid GPCM write access, TRLX = 0, } \\ \hline CSNT = 1. \end{cmathcelline CS} \mbox{ negated to } A(0:31) \mbox{ invalid GPCM write access, TRLX = 0, } \\ \hline GPCM \mbox{ write access, TRLX = 0, } \\ \hline ACS = 10, \mbox{ ACS = 11, EBDF = 1} \end{array}$ | 8.36 | _ | 6.38 | _ | 4.50 | | 2.68 | | ns |
| B30d | $\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT =1. \overline{CS} negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 | 38.67 | _ | 31.38 | _ | 24.50 | _ | 17.83 | | ns |
| B31 | CLKOUT falling edge to CS valid—as requested by control bit CST4 in the corresponding word in UPM | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | ns |

Table 7. Bus Operation Timings (continued)





Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 1)



Figure 18 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.



Figure 18. Asynchronous UPWAIT Asserted Detection in UPM Handled Cycles Timing

Figure 19 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.



Figure 19. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing





Figure 20 provides the timing for the synchronous external master access controlled by the GPCM.

Figure 20. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 21 provides the timing for the asynchronous external master memory access controlled by the GPCM.





Figure 22 provides the timing for the asynchronous external master control signals negation.



Figure 22. Asynchronous External Master—Control Signals Negation Timing



1

Table 8 provides interrupt timing for the MPC860.

Table 8. Interrupt Timing

| Num | Characteristic1 | All Freq | Unit | |
|-----|---|-------------------------|------|------|
| | Characteriote | Min | Мах | Onit |
| 139 | IRQx valid to CLKOUT rising edge (setup time) | 6.00 | _ | ns |
| 140 | IRQx hold time after CLKOUT | 2.00 | _ | ns |
| 141 | IRQx pulse width low | 3.00 | — | ns |
| 142 | IRQx pulse width high | 3.00 | _ | ns |
| 143 | IRQx edge-to-edge time | $4 \times T_{CLOCKOUT}$ | — | — |

The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level-sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.

The timings I41, I42, and I43 are specified to allow the correct function of the IRQ lines detection circuitry and have no direct relation with the total system interrupt latency that the MPC860 is able to support.

Figure 23 provides the interrupt detection timing for the external level-sensitive lines.



Figure 23. Interrupt Detection Timing for External Level Sensitive Lines

Figure 24 provides the interrupt detection timing for the external edge-sensitive lines.



Figure 24. Interrupt Detection Timing for External Edge Sensitive Lines



Table 9 shows the PCMCIA timing for the MPC860.

Table 9. PCMCIA Timing

| Num | Oberneterietie | 33 | MHz | 40 I | MHz | 50 I | MHz | 66 I | MHz | 11 |
|-----|---|-------|-------|-------|-------|-------|-------|-------|-------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| P44 | A(0:31), REG valid to PCMCIA Strobe asserted ¹ | 20.73 | — | 16.75 | — | 13.00 | — | 9.36 | — | ns |
| P45 | A(0:31), $\overline{\text{REG}}$ valid to ALE negation ¹ | 28.30 | — | 23.00 | — | 18.00 | — | 13.15 | _ | ns |
| P46 | CLKOUT to REG valid | 7.58 | 15.58 | 6.25 | 14.25 | 5.00 | 13.00 | 3.79 | 11.84 | ns |
| P47 | CLKOUT to REG invalid | 8.58 | — | 7.25 | — | 6.00 | — | 4.84 | _ | ns |
| P48 | CLKOUT to $\overline{CE1}$, $\overline{CE2}$ asserted | 7.58 | 15.58 | 6.25 | 14.25 | 5.00 | 13.00 | 3.79 | 11.84 | ns |
| P49 | CLKOUT to $\overline{CE1}$, $\overline{CE2}$ negated | 7.58 | 15.58 | 6.25 | 14.25 | 5.00 | 13.00 | 3.79 | 11.84 | ns |
| P50 | CLKOUT to PCOE, IORD, PCWE, IOWR assert time | — | 11.00 | | 11.00 | — | 11.00 | — | 11.00 | ns |
| P51 | CLKOUT to PCOE, IORD, PCWE, IOWR negate time | 2.00 | 11.00 | 2.00 | 11.00 | 2.00 | 11.00 | 2.00 | 11.00 | ns |
| P52 | CLKOUT to ALE assert time | 7.58 | 15.58 | 6.25 | 14.25 | 5.00 | 13.00 | 3.79 | 10.04 | ns |
| P53 | CLKOUT to ALE negate time | — | 15.58 | | 14.25 | _ | 13.00 | — | 11.84 | ns |
| P54 | PCWE, IOWR negated to D(0:31) invalid ¹ | 5.58 | — | 4.25 | — | 3.00 | — | 1.79 | _ | ns |
| P55 | WAITA and WAITB valid to CLKOUT rising edge ¹ | 8.00 | — | 8.00 | — | 8.00 | — | 8.00 | — | ns |
| P56 | CLKOUT rising edge to WAITA and WAITB invalid ¹ | 2.00 | — | 2.00 | — | 2.00 | — | 2.00 | — | ns |

¹ PSST = 1. Otherwise add PSST times cycle time.

PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See Chapter 16, "PCMCIA Interface," in the *MPC860 PowerQUICCTM Family User's Manual*.







Figure 26. PCMCIA Access Cycle Timing External Bus Write

Figure 27 provides the PCMCIA \overline{WAIT} signal detection timing.



Figure 27. PCMCIA WAIT Signal Detection Timing



Figure 32 shows the reset timing for the data bus configuration.



Figure 32. Reset Timing—Configuration from Data Bus

Figure 33 provides the reset timing for the data bus weak drive during configuration.



Figure 33. Reset Timing—Data Bus Weak Drive During Configuration





Figure 47. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA



Figure 48. SDACK Timing Diagram—Peripheral Read, Internally-Generated TA

MPC860 PowerQUICC Family Hardware Specifications, Rev. 10



11.4 Baud Rate Generator AC Electrical Specifications

Table 17 provides the baud rate generator timings as shown in Figure 49.

Table 17. Baud Rate Generator Timing

| Num | Charactariatia | All Freq | uencies | Unit |
|-----|-------------------------|----------|---------|------|
| | Characteristic | Min | Мах | Unit |
| 50 | BRGO rise and fall time | — | 10 | ns |
| 51 | BRGO duty cycle | 40 | 60 | % |
| 52 | BRGO cycle | 40 | — | ns |



Figure 49. Baud Rate Generator Timing Diagram

11.5 Timer AC Electrical Specifications

Table 18 provides the general-purpose timer timings as shown in Figure 50.

Table 18. Timer Timing

| Num | Characteristic | All Freq | Unit | |
|-----|------------------------------|----------|------|------|
| | Characteristic | Min | Мах | Unit |
| 61 | TIN/TGATE rise and fall time | 10 | — | ns |
| 62 | TIN/TGATE low time | 1 | — | CLK |
| 63 | TIN/TGATE high time | 2 | — | CLK |
| 64 | TIN/TGATE cycle time | 3 | — | CLK |
| 65 | CLKO low to TOUT valid | 3 | 25 | ns |





Figure 50. CPM General-Purpose Timers Timing Diagram

11.6 Serial Interface AC Electrical Specifications

Table 19 provides the serial interface timings as shown in Figure 51 through Figure 55.

| Num | Obevectovictie | All Frec | luencies | 11 |
|-----|--|----------|-----------------------|------|
| NUM | Characteristic | Min | Max | Unit |
| 70 | L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2} | — | SYNCCLK/2.5 | MHz |
| 71 | L1RCLK, L1TCLK width low $(DSC = 0)^2$ | P + 10 | — | ns |
| 71a | L1RCLK, L1TCLK width high $(DSC = 0)^3$ | P + 10 | — | ns |
| 72 | L1TXD, L1ST(1–4), L1RQ, L1CLKO rise/fall time | — | 15.00 | ns |
| 73 | L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time) | 20.00 | — | ns |
| 74 | L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time) | 35.00 | — | ns |
| 75 | L1RSYNC, L1TSYNC rise/fall time | — | 15.00 | ns |
| 76 | L1RXD valid to L1CLK edge (L1RXD setup time) | 17.00 | — | ns |
| 77 | L1CLK edge to L1RXD invalid (L1RXD hold time) | 13.00 | — | ns |
| 78 | L1CLK edge to L1ST(1-4) valid ⁴ | 10.00 | 45.00 | ns |
| 78A | L1SYNC valid to L1ST(1-4) valid | 10.00 | 45.00 | ns |
| 79 | L1CLK edge to L1ST(1-4) invalid | 10.00 | 45.00 | ns |
| 80 | L1CLK edge to L1TXD valid | 10.00 | 55.00 | ns |
| 80A | L1TSYNC valid to L1TXD valid ⁴ | 10.00 | 55.00 | ns |
| 81 | L1CLK edge to L1TXD high impedance | 0.00 | 42.00 | ns |
| 82 | L1RCLK, L1TCLK frequency (DSC =1) | — | 16.00 or SYNCCLK/2 | MHz |
| 83 | L1RCLK, L1TCLK width low (DSC = 1) | P + 10 | _ | ns |
| 83a | L1RCLK, L1TCLK width high $(DSC = 1)^3$ | P + 10 | — | ns |

Table 19. SI Timing

MPC860 PowerQUICC Family Hardware Specifications, Rev. 10



| Num | Characteristic | All Freq | Unit | |
|-------|---|----------|-------|------------|
| Nulli | Characteristic | Min | Мах | Onit |
| 84 | L1CLK edge to L1CLKO valid (DSC = 1) | — | 30.00 | ns |
| 85 | L1RQ valid before falling edge of L1TSYNC ⁴ | 1.00 | _ | L1TCL K |
| 86 | L1GR setup time ² | 42.00 | — | ns |
| 87 | L1GR hold time | 42.00 | — | ns |
| 88 | L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0) | — | 0.00 | ns |

Table 19. SI Timing (continued)

¹ The ratio SYNCCLK/L1RCLK must be greater than 2.5/1.

² These specs are valid for IDL mode only.

³ Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

⁴ These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever comes later.



Figure 51. SI Receive Timing Diagram with Normal Clocking (DSC = 0)



| Num | Characteristic | | All Frequencies | | |
|-----|--|-----|-----------------|------|--|
| | Characteristic | Min | Мах | Unit | |
| 135 | RSTRT active delay (from TCLK1 falling edge) | 10 | 50 | ns | |
| 136 | RSTRT inactive delay (from TCLK1 falling edge) | 10 | 50 | ns | |
| 137 | REJECT width low | 1 | — | CLK | |
| 138 | CLKO1 low to SDACK asserted ² | | 20 | ns | |
| 139 | CLKO1 low to SDACK negated ² | _ | 20 | ns | |

Table 22. Ethernet Timing (continued)

¹ The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



Figure 59. Ethernet Collision Timing Diagram



Figure 60. Ethernet Receive Timing Diagram



11.10 SPI Master AC Electrical Specifications

Table 24 provides the SPI master timings as shown in Figure 65 and Figure 66.

Table 24. SPI Master Timing

| Num | Chavastavistia | All Freq | uencies | Unit |
|-----|-------------------------------------|----------|---------|------------------|
| | Characteristic | Min | Мах | Unit |
| 160 | MASTER cycle time | 4 | 1024 | t _{cyc} |
| 161 | MASTER clock (SCK) high or low time | 2 | 512 | t _{cyc} |
| 162 | MASTER data setup time (inputs) | 50 | _ | ns |
| 163 | Master data hold time (inputs) | 0 | — | ns |
| 164 | Master data valid (after SCK edge) | — | 20 | ns |
| 165 | Master data hold time (outputs) | 0 | — | ns |
| 166 | Rise time output | — | 15 | ns |
| 167 | Fall time output | — | 15 | ns |







11.11 SPI Slave AC Electrical Specifications

Table 25 provides the SPI slave timings as shown in Figure 67 and Figure 68.

Table 25. SPI Slave Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|---|-----------------|-----|------------------|
| | | Min | Мах | onin |
| 170 | Slave cycle time | 2 | — | t _{cyc} |
| 171 | Slave enable lead time | 15 | — | ns |
| 172 | Slave enable lag time | 15 | — | ns |
| 173 | Slave clock (SPICLK) high or low time | 1 | — | t _{cyc} |
| 174 | Slave sequential transfer delay (does not require deselect) | 1 | — | t _{cyc} |
| 175 | Slave data setup time (inputs) | 20 | — | ns |
| 176 | Slave data hold time (inputs) | 20 | — | ns |
| 177 | Slave access time | _ | 50 | ns |



Figure 69 shows the I^2C bus timing.



Figure 69. I²C Bus Timing Diagram

12 UTOPIA AC Electrical Specifications

Table 28 shows the AC electrical specifications for the UTOPIA interface.

| Num | Signal Characteristic | Direction | Min | Max | Unit |
|-----|--|-----------|-----|-----|------|
| U1 | UtpClk rise/fall time (Internal clock option) | Output | — | 3.5 | ns |
| | Duty cycle | | 50 | 50 | % |
| | Frequency | | — | 50 | MHz |
| U1a | UtpClk rise/fall time (external clock option) | Input | — | 3.5 | ns |
| | Duty cycle | | 40 | 60 | % |
| | Frequency | | — | 50 | MHz |
| U2 | RxEnb and TxEnb active delay | Output | 2 | 16 | ns |
| U3 | UTPB, SOC, Rxclav and Txclav setup time | Input | 8 | — | ns |
| U4 | UTPB, SOC, Rxclav and Txclav hold time | Input | 1 | — | ns |
| U5 | UTPB, SOC active delay (and PHREQ and PHSEL active delay in MPHY mode) | Output | 2 | 16 | ns |

Table 28. UTOPIA AC Electrical Specifications



Mechanical Data and Ordering Information

14.3 Mechanical Dimensions of the PBGA Package

Figure 77 shows the mechanical dimensions of the ZP PBGA package.



- 1. Dimensions and tolerance per ASME Y14.5M, 1994.
- 2. Dimensions in millimeters.
- 3. Dimension b is the maximum solder ball diameter measured parallel to data C.



22.40

E2

22.60



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorlQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorlQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2007-2015 Freescale Semiconductor, Inc.



Document Number: MPC860EC Rev. 10 09/2015

