



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (4)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 95°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc860encvr66d4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC860. Table 2 provides the maximum ratings.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DD}$ ).

(GND = 0 V)

#### Table 2. Maximum Tolerated Ratings

Rating	Symbol	Value	Unit
Supply voltage <sup>1</sup>	V <sub>DDH</sub>	-0.3 to 4.0	V
	V <sub>DDL</sub>	-0.3 to 4.0	V
	KAPWR	-0.3 to 4.0	V
	V <sub>DDSYN</sub>	-0.3 to 4.0	V
Input voltage <sup>2</sup>	V <sub>in</sub>	GND – 0.3 to V <sub>DDH</sub>	V
Temperature <sup>3</sup> (standard)	T <sub>A(min)</sub>	0	°C
	T <sub>j(max)</sub>	95	°C
Temperature <sup>3</sup> (extended)	T <sub>A(min)</sub>	-40	°C
	T <sub>j(max)</sub>	95	°C
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

<sup>1</sup> The power supply of the device must start its ramp from 0.0 V.

<sup>2</sup> Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.


**Caution**: All inputs that tolerate 5 V cannot be more than 2.5 V greater than the supply voltage. This restriction applies to power-up and normal operation (that is, if the MPC860 is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

<sup>3</sup> Minimum temperatures are guaranteed as ambient temperature, T<sub>A</sub>. Maximum temperatures are guaranteed as junction temperature, T<sub>i</sub>.



#### Thermal Characteristics

Figure 1 shows the undershoot and overshoot voltages at the interface of the MPC860.



1. t<sub>interface</sub> refers to the clock period associated with the bus clock interface.

Figure 1. Undershoot/Overshoot Voltage for V<sub>DDH</sub> and V<sub>DDL</sub>

# 4 Thermal Characteristics

#### Table 3. Package Description

Package Designator	Package Code (Case No.)	Package Description
ZP	5050 (1103-01)	PBGA 357 25*25*0.9P1.27
ZQ/VR	5058 (1103D-02)	PBGA 357 25*25*1.2P1.27



#### Table 4 shows the thermal characteristics for the MPC860.

#### Table 4. MPC860 Thermal Resistance Data

Rating	Env	vironment	Symbol	ZP MPC860P	ZQ / VR MPC860P	Unit
Mold Compound Thicknes	lold Compound Thickness					
Junction-to-ambient <sup>1</sup>	Natural convection	Single-layer board (1s)	$R_{\theta JA}^2$	34	34	°C/W
		Four-layer board (2s2p)	$R_{\thetaJMA}{}^3$	22	22	
	Airflow (200 ft/min)	Single-layer board (1s)	$R_{\thetaJMA}{}^3$	27	27	
		Four-layer board (2s2p)	$R_{\thetaJMA}{}^3$	18	18	
Junction-to-board <sup>4</sup>			$R_{\theta J B}$	14	13	
Junction-to-case <sup>5</sup>			$R_{ ext{ heta}JC}$	6	8	
Junction-to-package top 6	Natural convection		$\Psi_{JT}$	2	2	

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>4</sup> Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.



**Thermal Calculation and Measurement** 

# 7 Thermal Calculation and Measurement

For the following discussions,  $P_D = (V_{DD} \times I_{DD}) + PI/O$ , where PI/O is the power dissipation of the I/O drivers.

## 7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value which provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

## 7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta IC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. It has been observed that the thermal performance of most plastic packages, especially PBGA packages, is strongly dependent on the board temperature; see Figure 2.



Layout Practices

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 7.6 References

Semiconductor Equipment and Materials International	(415) 964-5111
805 East Middlefield Rd.	
Mountain View, CA 94043	
MIL-SPEC and EIA/JESD (JEDEC) Specifications	800-854-7179 or
(Available from Global Engineering Documents)	303-397-7956
JEDEC Specifications	http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

# 8 Layout Practices

Each  $V_{DD}$  pin on the MPC860 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the chip. The  $V_{DD}$  power supply should be bypassed to ground using at least four 0.1 µF-bypass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{DD}$  and GND should be kept to less than half an inch per capacitor lead. A four-layer board employing two inner layers as  $V_{CC}$  and GND planes is recommended.

All output pins on the MPC860 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of 6 inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.



**Bus Signal Timing** 

	Characteristic	33 MHz 40 M		MHz	/Hz 50 MHz			66 MHz		
Num		Min	Max	Min	Max	Min	Max	Min	Max	Unit
B29d	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0	43.45		35.5		28.00		20.73	_	ns
B29e	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0	43.45	—	35.5	_	28.00		29.73	_	ns
B29f	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 1	8.86		6.88		5.00		3.18		ns
B29g	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1	8.86		6.88		5.00		3.18		ns
B29h	$\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 1	38.67		31.38		24.50		17.83		ns
B29i	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1	38.67		31.38		24.50		17.83		ns
B30	$\overline{CS}$ , $\overline{WE}$ (0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access <sup>8</sup>	5.58	—	4.25	—	3.00	—	1.79	—	ns
B30a	$\overline{\text{WE}}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM, write access, TRLX = 0, CSNT = 1, $\overline{\text{CS}}$ negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1 ACS = 10, or ACS = 11, EBDF = 0	13.15	_	10.50	_	8.00	_	5.58	_	ns
B30b	$\label{eq:weighted} \hline \hline WE(0:3) \ negated to \ A(0:31), \ invalid \ GPCM \\ BADDR(28:30) \ invalid \ GPCM \ write \ access, \\ TRLX = 1, \ CSNT = 1. \ \overline{CS} \ negated to \\ A(0:31), \ Invalid \ GPCM, \ write \ access, \\ TRLX = 1, \ CSNT = 1, \ ACS = 10, \ or \\ ACS = 11, \ EBDF = 0 \\ \hline \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	43.45	_	35.50	_	28.00		20.73	_	ns
B30c	$\label{eq:weighted_states} \begin{array}{ c c c c } \hline WE(0:3) \mbox{ negated to } A(0:31), \mbox{ BADDR}(28:30) \\ \hline \mbox{ invalid GPCM write access, TRLX = 0, } \\ \hline CSNT = 1. \end{tabular} \begin{array}{ c c c } \hline CS \mbox{ negated to } A(0:31) \mbox{ invalid } \\ \hline GPCM \mbox{ write access, TRLX = 0, } CSNT = 1, \\ \hline ACS = 10, \mbox{ ACS = 11, EBDF = 1} \end{array}$	8.36	_	6.38	_	4.50	_	2.68	_	ns
B30d	$\overline{WE}(0:3)$ negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT =1. $\overline{CS}$ negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1	38.67	_	31.38	_	24.50	_	17.83	_	ns
B31	CLKOUT falling edge to $\overline{CS}$ valid—as requested by control bit CST4 in the corresponding word in UPM	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns

#### Table 7. Bus Operation Timings (continued)



**Bus Signal Timing** 

NI	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		11
Num	Characteristic		Мах	Min	Мах	Min	Max	Min	Мах	Unit
B35	A(0:31), BADDR(28:30) to $\overline{CS}$ valid—as requested by control bit BST4 in the corresponding word in UPM	5.58		4.25		3.00	_	1.79		ns
B35a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid—as requested by control bit BST1 in the corresponding word in UPM	13.15		10.50	—	8.00	_	5.58		ns
B35b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid—as requested by control bit BST2 in the corresponding word in UPM	20.73		16.75	—	13.00	_	9.36		ns
B36	A(0:31), BADDR(28:30), and D(0:31) to GPL valid—as requested by control bit GxT4 in the corresponding word in UPM	5.58		4.25		3.00	_	1.79		ns
B37	UPWAIT valid to CLKOUT falling edge9	6.00		6.00		6.00	_	6.00		ns
B38	CLKOUT falling edge to UPWAIT valid <sup>9</sup>	1.00	_	1.00	_	1.00		1.00		ns
B39	AS valid to CLKOUT rising edge <sup>10</sup>	7.00		7.00		7.00	_	7.00		ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge	7.00		7.00	_	7.00		7.00	—	ns
B41	$\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time)	7.00		7.00		7.00	_	7.00		ns
B42	CLKOUT rising edge to $\overline{TS}$ valid (hold time)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B43	AS negation to memory controller signals negation	_	TBD	_	TBD	—	TBD	_	TBD	ns

Table 7	Bus O	neration	Timinas	(continued)
	Du3 0	peration	rinnigs	(continucu)

<sup>1</sup> Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

<sup>2</sup> If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

<sup>3</sup> The timings specified in B4 and B5 are based on full strength clock.

<sup>4</sup> The timing for BR output is relevant when the MPC860 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC860 is selected to work with internal bus arbiter.

<sup>5</sup> The timing required for BR input is relevant when the MPC860 is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC860 is selected to work with external bus arbiter.

<sup>6</sup> The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

<sup>7</sup> The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

<sup>8</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.

<sup>9</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 18.

<sup>10</sup> The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 21.



Figure 14 through Figure 16 provide the timing for the external bus write controlled by various GPCM factors.




Figure 14. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 0)

**CPM Electrical Characteristics** 



# **11 CPM Electrical Characteristics**

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC860.

## 11.1 PIP/PIO AC Electrical Specifications

Table 14 provides the PIP/PIO AC timings as shown in Figure 39 through Figure 43.

#### Table 14. PIP/PIO Timing

Num	Characteristic	All Freq	uencies	Unit
Num	Characteristic	Min	Max	Onic
21	Data-in setup time to STBI low	0	_	ns
22	Data-in hold time to STBI high	2.5 - t3 <sup>1</sup>	—	CLK
23	STBI pulse width	1.5	_	CLK
24	STBO pulse width	1 CLK – 5 ns	_	ns
25	Data-out setup time to STBO low	2	_	CLK
26	Data-out hold time from STBO high	5	_	CLK
27	STBI low to STBO low (Rx interlock)	—	2	CLK
28	STBI low to STBO high (Tx interlock)	2	_	CLK
29	Data-in setup time to clock high	15	_	ns
30	Data-in hold time from clock high	7.5	_	ns
31	Clock low to data-out valid (CPU writes data, control, or direction)	—	25	ns

<sup>1</sup> t3 = Specification 23.




Figure 39. PIP Rx (Interlock Mode) Timing Diagram






Figure 50. CPM General-Purpose Timers Timing Diagram

## **11.6 Serial Interface AC Electrical Specifications**


Table 19 provides the serial interface timings as shown in Figure 51 through Figure 55.


N	Characteristic	All Fred	quencies	Unit
Num	Characteristic	Min	Min Max	
70	L1RCLK, L1TCLK frequency (DSC = 0) <sup>1, 2</sup>	_	SYNCCLK/2.5	MHz
71	L1RCLK, L1TCLK width low $(DSC = 0)^2$	P + 10	_	ns
71a	L1RCLK, L1TCLK width high (DSC = $0$ ) <sup>3</sup>	P + 10	_	ns
72	L1TXD, L1ST(1–4), L1RQ, L1CLKO rise/fall time	_	15.00	ns
73	L1RSYNC, L1TSYNC valid to L1CLK edge (SYNC setup time)	20.00	—	ns
74	L1CLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	—	ns
75	L1RSYNC, L1TSYNC rise/fall time	_	15.00	ns
76	L1RXD valid to L1CLK edge (L1RXD setup time)	17.00	—	ns
77	L1CLK edge to L1RXD invalid (L1RXD hold time)	13.00	—	ns
78	L1CLK edge to L1ST(1-4) valid <sup>4</sup>	10.00	45.00	ns
78A	L1SYNC valid to L1ST(1-4) valid	10.00	45.00	ns
79	L1CLK edge to L1ST(1-4) invalid	10.00	45.00	ns
80	L1CLK edge to L1TXD valid	10.00	55.00	ns
80A	L1TSYNC valid to L1TXD valid <sup>4</sup>	10.00	55.00	ns
81	L1CLK edge to L1TXD high impedance	0.00	42.00	ns
82	L1RCLK, L1TCLK frequency (DSC =1)	_	16.00 or SYNCCLK/2	MHz
83	L1RCLK, L1TCLK width low (DSC = 1)	P + 10	—	ns
83a	L1RCLK, L1TCLK width high (DSC = $1$ ) <sup>3</sup>	P + 10	—	ns

#### Table 19. SI Timing



**CPM Electrical Characteristics** 










Figure 58. HDLC Bus Timing Diagram


## **11.8 Ethernet Electrical Specifications**

Table 22 provides the Ethernet timings as shown in Figure 59 through Figure 63.

Num	Oberneteristis	All Freq	uencies	Unit
Num	Characteristic	Min	Max	Unit
120	CLSN width high	40	_	ns
121	RCLK1 rise/fall time	—	15	ns
122	RCLK1 width low	40	—	ns
123	RCLK1 clock period <sup>1</sup>	80	120	ns
124	RXD1 setup time	20	—	ns
125	RXD1 hold time	5	—	ns
126	RENA active delay (from RCLK1 rising edge of the last data bit)	10	—	ns
127	RENA width low	100	—	ns
128	TCLK1 rise/fall time	—	15	ns
129	TCLK1 width low	40	—	ns
130	TCLK1 clock period <sup>1</sup>	99	101	ns
131	TXD1 active delay (from TCLK1 rising edge)	10	50	ns
132	TXD1 inactive delay (from TCLK1 rising edge)	10	50	ns
133	TENA active delay (from TCLK1 rising edge)	10	50	ns
134	TENA inactive delay (from TCLK1 rising edge)	10	50	ns



**CPM Electrical Characteristics** 





**CPM Electrical Characteristics** 

## **11.10 SPI Master AC Electrical Specifications**

Table 24 provides the SPI master timings as shown in Figure 65 and Figure 66.

#### Table 24. SPI Master Timing

Num	Characteristic	All Freq	uencies	Unit	
num	Characteristic	Min	Unit		
160	MASTER cycle time	4	1024	t <sub>cyc</sub>	
161	MASTER clock (SCK) high or low time	2	512	t <sub>cyc</sub>	
162	MASTER data setup time (inputs)	50	_	ns	
163	Master data hold time (inputs)	0	_	ns	
164	Master data valid (after SCK edge)	—	20	ns	
165	Master data hold time (outputs)	0	_	ns	
166	Rise time output	_	15	ns	
167	Fall time output	—	15	ns	






Figure 69 shows the  $I^2C$  bus timing.




Figure 69. I<sup>2</sup>C Bus Timing Diagram

# **12 UTOPIA AC Electrical Specifications**

Table 28 shows the AC electrical specifications for the UTOPIA interface.

Num	Signal Characteristic	Direction	Min	Max	Unit
U1	UtpClk rise/fall time (Internal clock option)	Output	_	3.5	ns
	Duty cycle		50	50	%
	Frequency		—	50	MHz
U1a	UtpClk rise/fall time (external clock option)	Input	_	3.5	ns
	Duty cycle		40	60	%
	Frequency		_	50	MHz
U2	RxEnb and TxEnb active delay	Output	2	16	ns
U3	UTPB, SOC, Rxclav and Txclav setup time	Input	8	—	ns
U4	UTPB, SOC, Rxclav and Txclav hold time	Input	1	—	ns
U5	UTPB, SOC active delay (and PHREQ and PHSEL active delay in MPHY mode)	Output	2	16	ns

#### Table 28. UTOPIA AC Electrical Specifications



FEC Electrical Characteristics

# 13.2 MII Transmit Signal Timing (MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER, MII\_TX\_CLK)

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency -1%.

Table 30 provides information on the MII transmit signal timing.

Table 30. M	MII	Transmit	Signal	Timing
-------------	-----	----------	--------	--------

Num	Characteristic	Min	Max	Unit
M5	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid	5	_	ns
M6	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid	_	25	
M7	MII_TX_CLK pulse width high	35	65%	MII_TX_CLK period
M8	MII_TX_CLK pulse width low	35%	65%	MII_TX_CLK period

Figure 73 shows the MII transmit signal timing diagram.




Figure 73. MII Transmit Signal Timing Diagram



#### Mechanical Data and Ordering Information

Figure 75 shows the MII serial management channel timing diagram.




Figure 75. MII Serial Management Channel Timing Diagram

## 14 Mechanical Data and Ordering Information

### 14.1 Ordering Information

Table 33 provides information on the MPC860 Revision D.4 derivative devices.

Device	Number of SCCs <sup>1</sup>	Ethernet Support <sup>2</sup> (Mbps)	Multichannel HDLC Support	ATM Support
MPC855T	1	10/100	Yes	Yes
MPC860DE	2	10	N/A	N/A
MPC860DT		10/100	Yes	Yes
MPC860DP		10/100	Yes	Yes
MPC860EN	4	10	N/A	N/A
MPC860SR		10	Yes	Yes
MPC860T		10/100	Yes	Yes
MPC860P		10/100	Yes	Yes

Table 33. MPC860 Family Revision D.4 Derivatives

<sup>1</sup> Serial communications controller (SCC)

<sup>2</sup> Up to 4 channels at 40 MHz or 2 channels at 25 MHz



#### Mechanical Data and Ordering Information

Package Type	Freq. (MHz) / Temp. (Tj)	Package	Order Number
Ball grid array <i>(continued)</i> ZP suffix—leaded ZQ suffix—leaded VR suffix—lead-free	80 0° to 95°C	ZP/ZQ <sup>1</sup>	MPC855TZQ80D4 MPC860DEZQ80D4 MPC860DTZQ80D4 MPC860ENZQ80D4 MPC860SRZQ80D4 MPC860TZQ80D4 MPC860DPZQ80D4 MPC860PZQ80D4
		Tape and Reel	MPC860PZQ80D4R2 MPC860PVR80D4R2
		VR	MPC855TVR80D4 MPC860DEVR80D4 MPC860DPVR80D4 MPC860ENVR80D4 MPC860PVR80D4 MPC860SRVR80D4 MPC860SRVR80D4 MPC860TVR80D4
Ball grid array (CZP suffix) CZP suffix—leaded CZQ suffix—leaded CVR suffix—lead-free	50 –40° to 95°C	ZP/ZQ <sup>1</sup>	MPC855TCZQ50D4 MPC855TCVR50D4 MPC860DECZQ50D4 MPC860DTCZQ50D4 MPC860ENCZQ50D4 MPC860ENCZQ50D4 MPC860SRCZQ50D4 MPC860DPCZQ50D4 MPC860PCZQ50D4
		Tape and Reel	MPC855TCZQ50D4R2 MC860ENCVR50D4R2
		CVR	MPC860DECVR50D4 MPC860DTCVR50D4 MPC860ENCVR50D4 MPC860PCVR50D4 MPC860SRCVR50D4 MPC860SRCVR50D4 MPC860TCVR50D4
	66 –40° to 95°C	ZP/ZQ <sup>1</sup>	MPC855TCZQ66D4 MPC855TCVR66D4 MPC860ENCZQ66D4 MPC860SRCZQ66D4 MPC860TCZQ66D4 MPC860DPCZQ66D4 MPC860PCZQ66D4
		CVR	MPC860DTCVR66D4 MPC860ENCVR66D4 MPC860PCVR66D4 MPC860SRCVR66D4 MPC860TCVR66D4

#### Table 34. MPC860 Family Package/Frequency Availability (continued)

<sup>1</sup> The ZP package is no longer recommended for use. The ZQ package replaces the ZP package.



## 14.2 Pin Assignments

Figure 76 shows the top view pinout of the PBGA package. For additional information, see the MPC860 PowerQUICC User's Manual, or the MPC855T User's Manual.

(																			
	O PD10	O PD8	O PD3			O D4	() D1	() D2	) D3	) D5		) D6	() D7	) D29	O DP2	CLKOUT			w
O PD14	O PD13	O PD9	O PD6	⊖ M_Tx_		0 D13	) D27	) D10	) D14	) D18	) D20	0 D24	() D28	O DP1	O DP3		() N/C		v 1
0 PA0	O PB14	O PD15	O PD4	O PD5		() D8	) D23	() D11	〇 D16	) D19	() D21	0 D26	) D30	O IPA5	) IPA4	O IPA2	() N/C		U
O PA1	O PC5	O PC4	O PD11	O PD7		) H D12	0 D17	0 D9	) D15	0 D22	0 D25	O D31	O IPA6		O IPA1	O IPA7	⊖ xfc		т
 ₽C6	0 PA2	O PB15	O PD12	$\left( \circ \right)$		0	0	0	0	0	0	$\bigcirc$	0						R VR
O PA4	O PB17	O PA3		0	$\left( \circ \right)$	O GND	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	O GND					C ET XTAL	Р
O PB19	0 PA5	O PB18	〇 PB16	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0					Ν
0 PA7	0 PC8	O PA6	O PC7	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0		BADDR28		O R29 VDD	M L
O PB22	O PC9	0 PA8	O PB20	0	$\circ$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	О ОР0	$\bigcirc$ AS	O OP1		L
〇 PC10	0 PA9	O PB23	O PB21	0	$\circ$	$\bigcirc$	$\bigcirc$	$\bigcirc$	O GND	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\circ$					к
O PC11	O PB24	〇 PA10	O PB25	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	O IPB5	O IPB1			J
			О тск	0	$\circ$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	О м_соі				н
	О тмs	O TDO	O PA11	0	$\circ$		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		0					G
O PB26	O PC12	O PA12		0			0	0	0	0	0	0				⊖ ⊤s			F
O PB27	O PC13	O PA13	O PB29	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	0	0	0	$\frac{\bigcirc}{CS3}$				Е
O PB28	O PC14	O PA14	O PC15	() A8	O N/C	O N/C	O A15	〇 A19	() A25	() A18			O N/C	$\frac{\bigcirc}{CS6}$	$\frac{\bigcirc}{CS2}$				D
O PB30	O PA15	O PB31	0 I O I O A3	) () () ()	() A12	() A16	0 A20	0 A24	A26			$\bigcirc$	$\bigcirc$		$\bigcirc$				с
		0 A4	A0 0 A6	A3	A13	A10	A20 A21	A23	A20		$\bigcirc$		0	0	$\bigcirc$				в
		A4 () A5	A0 () A7	A10	A13	0 A27	A21	A20	A22 () A28	A31					$\frac{\bigcirc}{CS4}$				А
19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	١

**NOTE:** This is the top view of the device.

Figure 76. Pinout of the PBGA Package



Document Revision History

# **15 Document Revision History**

Table 35 lists significant changes between revisions of this hardware specification.

Revision	Date	Changes
10	09/2015	In Table 34, moved MPC855TCVR50D4 and MPC855TCVR66D4 under the extended temperature (-40° to 95°C) and removed MC860ENCVR50D4R2 from the normal temperature Tape and Reel.
9	10/2011	Updated orderable part numbers in Table 34, "MPC860 Family Package/Frequency Availability."
8	08/2007	<ul> <li>Updated template.</li> <li>On page 1, added a second paragraph.</li> <li>After Table 2, inserted a new figure showing the undershoot/overshoot voltage (Figure 1) and renumbered the rest of the figures.</li> <li>In Figure 3, changed all reference voltage measurement points from 0.2 and 0.8 V to 50% level.</li> <li>In Table 16, changed num 46 description to read, "TA assertion to rising edge"</li> <li>In Figure 46, changed TA to reflect the rising edge of the clock.</li> </ul>
7.0	9/2004	<ul> <li>Added a tablefootnote to Table 6 DC Electrical Specifications about meeting the VIL Max of the I2C Standard</li> <li>Replaced the thermal characteristics in Table 4 by the ZQ package</li> <li>Add the new parts to the Ordering and Availablity Chart in Table 34</li> <li>Added the mechanical spec of the ZQ package in Figure 78</li> <li>Removed all of the old revisions from Table 5</li> </ul>
6.3	9/2003	Added Section 11.2 on the Port C interrupt pins     Nontechnical reformatting
6.2	8/2003	<ul> <li>Changed B28a through B28d and B29d to show that TRLX can be 0 or 1</li> <li>Changed reference documentation to reflect the Rev 2 MPC860 PowerQUICC Family Users Manual</li> <li>Nontechnical reformatting</li> </ul>
6.1	11/2002	<ul> <li>Corrected UTOPIA RXenb* and TXenb* timing values</li> <li>Changed incorrect usage of Vcc to Vdd</li> <li>Corrected dual port RAM to 8 Kbytes</li> </ul>
6	10/2002	Added the MPC855T. Corrected Figure 26 on page -36.
5.1	11/2001	Revised template format, removed references to MAC functionality, changed Table 7     B23 max value @ 66 MHz from 2ns to 8ns, added this revision history table

#### Table 35. Document Revision History