



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | MPC8xx  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 66MHz   |
| Co-Processors/DSP               | Communications; CPM   |
| RAM Controllers                 | DRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10Mbps (4), 10/100Mbps (1)  |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | 0°C ~ 95°C (TA)   |
| Security Features               | -   |
| Package / Case                  | 357-BBGA  |
| Supplier Device Package         | 357-PBGA (25x25)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc860pvr66d4r2">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc860pvr66d4r2</a> |

## 5 Power Dissipation

Table 5 provides power dissipation information. The modes are 1:1, where CPU and bus speeds are equal, and 2:1, where CPU frequency is twice the bus speed.

**Table 5. Power Dissipation ( $P_D$ )**

| Die Revision      | Frequency (MHz) | Typical <sup>1</sup> | Maximum <sup>2</sup> | Unit |
|-------------------|-----------------|----------------------|----------------------|------|
| D.4<br>(1:1 mode) | 50              | 656                  | 735                  | mW   |
|                   | 66              | TBD                  | TBD                  | mW   |
| D.4<br>(2:1 mode) | 66              | 722                  | 762                  | mW   |
|                   | 80              | 851                  | 909                  | mW   |

<sup>1</sup> Typical power dissipation is measured at 3.3 V.

<sup>2</sup> Maximum power dissipation is measured at 3.5 V.

### NOTE

Values in Table 5 represent  $V_{DDL}$ -based power dissipation and do not include I/O power dissipation over  $V_{DDH}$ . I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

## 6 DC Characteristics

Table 6 provides the DC electrical characteristics for the MPC860.

**Table 6. DC Electrical Specifications**

| Characteristic  | Symbol  | Min                    | Max             | Unit    |
|---|---|------------------------|-----------------|---------|
| Operating voltage at 40 MHz or less   | $V_{DDH}$ , $V_{DDL}$ , $V_{DDSYN}$           | 3.0                    | 3.6             | V       |
|   | KAPWR<br>(power-down mode)                    | 2.0                    | 3.6             | V       |
|   | KAPWR<br>(all other operating modes)          | $V_{DDH} - 0.4$        | $V_{DDH}$       | V       |
| Operating voltage greater than 40 MHz   | $V_{DDH}$ , $V_{DDL}$ , KAPWR,<br>$V_{DDSYN}$ | 3.135                  | 3.465           | V       |
|   | KAPWR<br>(power-down mode)                    | 2.0                    | 3.6             | V       |
|   | KAPWR<br>(all other operating modes)          | $V_{DDH} - 0.4$        | $V_{DDH}$       | V       |
| Input high voltage (all inputs except EXTAL and EXTCLK)                                       | $V_{IH}$                                      | 2.0                    | 5.5             | V       |
| Input low voltage <sup>1</sup>  | $V_{IL}$                                      | GND                    | 0.8             | V       |
| EXTAL, EXTCLK input high voltage  | $V_{IHC}$                                     | $0.7 \times (V_{DDH})$ | $V_{DDH} + 0.3$ | V       |
| Input leakage current, $V_{in} = 5.5$ V (except TMS, $\overline{TRST}$ , DSCK, and DSDI pins) | $I_{in}$                                      | —                      | 100             | $\mu A$ |

where:

$\Psi_{JT}$  = thermal characterization parameter

$T_T$  = thermocouple temperature on top of package

$P_D$  = power dissipation in package

The thermal characterization parameter is measured per JEDEC JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 7.6 References

Semiconductor Equipment and Materials International (415) 964-5111  
805 East Middlefield Rd.  
Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) Specifications 800-854-7179 or  
(Available from Global Engineering Documents) 303-397-7956

JEDEC Specifications <http://www.jedec.org>

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

## 8 Layout Practices

Each  $V_{DD}$  pin on the MPC860 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the chip. The  $V_{DD}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F-bypass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{DD}$  and GND should be kept to less than half an inch per capacitor lead. A four-layer board employing two inner layers as  $V_{CC}$  and GND planes is recommended.

All output pins on the MPC860 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of 6 inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 7. Bus Operation Timings (continued)

| Num  | Characteristic   | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|------|--|--------|-------|--------|-------|--------|-------|--------|-------|------|
|      |  | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| B9   | CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV, AT(0:3), PTR High-Z                              | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.04 | ns   |
| B11  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion  | 7.58   | 13.58 | 6.25   | 12.25 | 5.00   | 11.00 | 3.80   | 11.29 | ns   |
| B11a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ assertion (when driven by the memory controller or PCMCIA interface)                       | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.75  | ns   |
| B12  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation   | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 8.54  | ns   |
| B12a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ negation (when driven by the memory controller or PCMCIA interface)                        | 2.50   | 11.00 | 2.50   | 11.00 | 2.50   | 11.00 | 2.50   | 9.00  | ns   |
| B13  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ High-Z   | 7.58   | 21.58 | 6.25   | 20.25 | 5.00   | 19.00 | 3.80   | 14.04 | ns   |
| B13a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ High-Z (when driven by the memory controller or PCMCIA interface)                          | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B14  | CLKOUT to $\overline{TEA}$ assertion   | 2.50   | 10.00 | 2.50   | 10.00 | 2.50   | 10.00 | 2.50   | 9.00  | ns   |
| B15  | CLKOUT to $\overline{TEA}$ High-Z  | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B16  | $\overline{TA}$ , $\overline{BI}$ valid to CLKOUT (setup time)   | 9.75   | —     | 9.75   | —     | 9.75   | —     | 6.00   | —     | ns   |
| B16a | $\overline{TEA}$ , $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid to CLKOUT (setup time)                                 | 10.00  | —     | 10.00  | —     | 10.00  | —     | 4.50   | —     | ns   |
| B16b | $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ , valid to CLKOUT (setup time) <sup>5</sup>  | 8.50   | —     | 8.50   | —     | 8.50   | —     | 4.00   | —     | ns   |
| B17  | CLKOUT to $\overline{TA}$ , $\overline{TEA}$ , $\overline{BI}$ , $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ valid (hold time) | 1.00   | —     | 1.00   | —     | 1.00   | —     | 2.00   | —     | ns   |
| B17a | CLKOUT to $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid (hold time)   | 2.00   | —     | 2.00   | —     | 2.00   | —     | 2.00   | —     | ns   |
| B18  | D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) <sup>6</sup>   | 6.00   | —     | 6.00   | —     | 6.00   | —     | 6.00   | —     | ns   |
| B19  | CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) <sup>6</sup>  | 1.00   | —     | 1.00   | —     | 1.00   | —     | 2.00   | —     | ns   |
| B20  | D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) <sup>7</sup>  | 4.00   | —     | 4.00   | —     | 4.00   | —     | 4.00   | —     | ns   |
| B21  | CLKOUT falling edge to D(0:31), DP(0:3) valid (hold time) <sup>7</sup>   | 2.00   | —     | 2.00   | —     | 2.00   | —     | 2.00   | —     | ns   |
| B22  | CLKOUT rising edge to $\overline{CS}$ asserted GPCM ACS = 00   | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.04 | ns   |
| B22a | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0  | —      | 8.00  | —      | 8.00  | —      | 8.00  | —      | 8.00  | ns   |
| B22b | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 0  | 7.58   | 14.33 | 6.25   | 13.00 | 5.00   | 11.75 | 3.80   | 10.54 | ns   |
| B22c | CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 1  | 10.86  | 17.99 | 8.88   | 16.00 | 7.00   | 14.13 | 5.18   | 12.31 | ns   |

Figure 5 provides the timing for the synchronous output signals.




Figure 5. Synchronous Output Signals Timing

Figure 6 provides the timing for the synchronous active pull-up and open-drain output signals.






Figure 6. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing



**Figure 11. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)**



**Figure 12. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)**

Figure 14 through Figure 16 provide the timing for the external bus write controlled by various GPCM factors.




Figure 14. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 0)




Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 1)



Figure 26 provides the PCMCIA access cycle timing for the external bus write.




Figure 26. PCMCIA Access Cycle Timing External Bus Write

Figure 27 provides the PCMCIA  $\overline{\text{WAIT}}$  signal detection timing.





Figure 27. PCMCIA  $\overline{\text{WAIT}}$  Signal Detection Timing

Table 11 shows the debug port timing for the MPC860.

**Table 11. Debug Port Timing**


| Num | Characteristic              | All Frequencies                   |       | Unit |
|-----|-----------------------------|-----------------------------------|-------|------|
|     |                             | Min                               | Max   |      |
| P61 | DSCK cycle time             | $3 \times T_{\text{CLOCKOUT}}$    | —     | —    |
| P62 | DSCK clock pulse width      | $1.25 \times T_{\text{CLOCKOUT}}$ | —     | —    |
| P63 | DSCK rise and fall times    | 0.00                              | 3.00  | ns   |
| P64 | DSDI input data setup time  | 8.00                              | —     | ns   |
| P65 | DSDI data hold time         | 5.00                              | —     | ns   |
| P66 | DSCK low to DSDO data valid | 0.00                              | 15.00 | ns   |
| P67 | DSCK low to DSDO invalid    | 0.00                              | 2.00  | ns   |

Figure 30 provides the input timing for the debug port clock.



**Figure 30. Debug Port Clock Input Timing**

Figure 31 provides the timing for the debug port.



**Figure 31. Debug Port Timings**

Figure 34 provides the reset timing for the debug port configuration.




Figure 34. Reset Timing—Debug Port Configuration

## 10 IEEE 1149.1 Electrical Specifications

Table 13 provides the JTAG timings for the MPC860 shown in Figure 35 through Figure 38.

Table 13. JTAG Timing

| Num | Characteristic   | All Frequencies |       | Unit |
|-----|--|-----------------|-------|------|
|     |  | Min             | Max   |      |
| J82 | TCK cycle time   | 100.00          | —     | ns   |
| J83 | TCK clock pulse width measured at 1.5 V                | 40.00           | —     | ns   |
| J84 | TCK rise and fall times                                | 0.00            | 10.00 | ns   |
| J85 | TMS, TDI data setup time                               | 5.00            | —     | ns   |
| J86 | TMS, TDI data hold time                                | 25.00           | —     | ns   |
| J87 | TCK low to TDO data valid                              | —               | 27.00 | ns   |
| J88 | TCK low to TDO data invalid                            | 0.00            | —     | ns   |
| J89 | TCK low to TDO high impedance                          | —               | 20.00 | ns   |
| J90 | $\overline{\text{TRST}}$ assert time                   | 100.00          | —     | ns   |
| J91 | $\overline{\text{TRST}}$ setup time to TCK low         | 40.00           | —     | ns   |
| J92 | TCK falling edge to output valid                       | —               | 50.00 | ns   |
| J93 | TCK falling edge to output valid out of high impedance | —               | 50.00 | ns   |
| J94 | TCK falling edge to output high impedance              | —               | 50.00 | ns   |
| J95 | Boundary scan input valid to TCK rising edge           | 50.00           | —     | ns   |
| J96 | TCK rising edge to boundary scan input invalid         | 50.00           | —     | ns   |

Table 16. IDMA Controller Timing (continued)

| Num | Characteristic  | All Frequencies |     | Unit |
|-----|---|-----------------|-----|------|
|     |   | Min             | Max |      |
| 42  | $\overline{\text{SDACK}}$ assertion delay from clock high   | —               | 12  | ns   |
| 43  | $\overline{\text{SDACK}}$ negation delay from clock low   | —               | 12  | ns   |
| 44  | $\overline{\text{SDACK}}$ negation delay from $\overline{\text{TA}}$ low  | —               | 20  | ns   |
| 45  | $\overline{\text{SDACK}}$ negation delay from clock high  | —               | 15  | ns   |
| 46  | $\overline{\text{TA}}$ assertion to rising edge of the clock setup time (applies to external $\overline{\text{TA}}$ ) | 7               | —   | ns   |




Figure 45. IDMA External Requests Timing Diagram




Figure 46.  $\overline{\text{SDACK}}$  Timing Diagram—Peripheral Write, Externally-Generated  $\overline{\text{TA}}$




Figure 52. SI Receive Timing with Double-Speed Clocking (DSC = 1)

## 11.7 SCC in NMSI Mode Electrical Specifications

Table 20 provides the NMSI external clock timing.

**Table 20. NMSI External Clock Timing**

| Num | Characteristic   | All Frequencies |       | Unit |
|-----|--|-----------------|-------|------|
|     |  | Min             | Max   |      |
| 100 | RCLK1 and TCLK1 width high <sup>1</sup>                                  | 1/SYNCCLK       | —     | ns   |
| 101 | RCLK1 and TCLK1 width low  | 1/SYNCCLK + 5   | —     | ns   |
| 102 | RCLK1 and TCLK1 rise/fall time   | —               | 15.00 | ns   |
| 103 | TXD1 active delay (from TCLK1 falling edge)                              | 0.00            | 50.00 | ns   |
| 104 | $\overline{\text{RTS1}}$ active/inactive delay (from TCLK1 falling edge) | 0.00            | 50.00 | ns   |
| 105 | $\overline{\text{CTS1}}$ setup time to TCLK1 rising edge                 | 5.00            | —     | ns   |
| 106 | RXD1 setup time to RCLK1 rising edge                                     | 5.00            | —     | ns   |
| 107 | RXD1 hold time from RCLK1 rising edge <sup>2</sup>                       | 5.00            | —     | ns   |
| 108 | $\overline{\text{CD1}}$ setup Time to RCLK1 rising edge                  | 5.00            | —     | ns   |

<sup>1</sup> The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2.25/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as external sync signals.

Table 21 provides the NMSI internal clock timing.



**Table 21. NMSI Internal Clock Timing**

| Num | Characteristic   | All Frequencies |           | Unit |
|-----|--|-----------------|-----------|------|
|     |  | Min             | Max       |      |
| 100 | RCLK1 and TCLK1 frequency <sup>1</sup>                                   | 0.00            | SYNCCLK/3 | MHz  |
| 102 | RCLK1 and TCLK1 rise/fall time   | —               | —         | ns   |
| 103 | TXD1 active delay (from TCLK1 falling edge)                              | 0.00            | 30.00     | ns   |
| 104 | $\overline{\text{RTS1}}$ active/inactive delay (from TCLK1 falling edge) | 0.00            | 30.00     | ns   |
| 105 | $\overline{\text{CTS1}}$ setup time to TCLK1 rising edge                 | 40.00           | —         | ns   |
| 106 | RXD1 setup time to RCLK1 rising edge                                     | 40.00           | —         | ns   |
| 107 | RXD1 hold time from RCLK1 rising edge <sup>2</sup>                       | 0.00            | —         | ns   |
| 108 | $\overline{\text{CD1}}$ setup time to RCLK1 rising edge                  | 40.00           | —         | ns   |

<sup>1</sup> The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 3/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as external sync signals.

Figure 56 through Figure 58 show the NMSI timings.






Figure 66. SPI Master (CP = 1) Timing Diagram

## 11.11 SPI Slave AC Electrical Specifications

Table 25 provides the SPI slave timings as shown in Figure 67 and Figure 68.

Table 25. SPI Slave Timing

| Num | Characteristic  | All Frequencies |     | Unit      |
|-----|---|-----------------|-----|-----------|
|     |   | Min             | Max |           |
| 170 | Slave cycle time  | 2               | —   | $t_{cyc}$ |
| 171 | Slave enable lead time                                      | 15              | —   | ns        |
| 172 | Slave enable lag time                                       | 15              | —   | ns        |
| 173 | Slave clock (SPICLK) high or low time                       | 1               | —   | $t_{cyc}$ |
| 174 | Slave sequential transfer delay (does not require deselect) | 1               | —   | $t_{cyc}$ |
| 175 | Slave data setup time (inputs)                              | 20              | —   | ns        |
| 176 | Slave data hold time (inputs)                               | 20              | —   | ns        |
| 177 | Slave access time   | —               | 50  | ns        |



Figure 70 shows signal timings during UTOPIA receive operations.




Figure 70. UTOPIA Receive Timing

Figure 71 shows signal timings during UTOPIA transmit operations.




Figure 71. UTOPIA Transmit Timing

# 13 FEC Electrical Characteristics

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

## 13.1 MII Receive Signal Timing (MII\_RXD[3:0], MII\_RX\_DV, MII\_RX\_ER, MII\_RX\_CLK)

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency – 1%.

Table 29 provides information on the MII receive signal timing.

Table 29. MII Receive Signal Timing

| Num | Characteristic   | Min | Max | Unit              |
|-----|--|-----|-----|-------------------|
| M1  | MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup | 5   | —   | ns                |
| M2  | MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold  | 5   | —   | ns                |
| M3  | MII_RX_CLK pulse width high                            | 35% | 65% | MII_RX_CLK period |
| M4  | MII_RX_CLK pulse width low                             | 35% | 65% | MII_RX_CLK period |

Figure 72 shows MII receive signal timing.




Figure 72. MII Receive Signal Timing Diagram

# 13.2 MII Transmit Signal Timing (MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER, MII\_TX\_CLK)

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency – 1%.

Table 30 provides information on the MII transmit signal timing.

Table 30. MII Transmit Signal Timing

| Num | Characteristic   | Min | Max | Unit              |
|-----|--|-----|-----|-------------------|
| M5  | MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid | 5   | —   | ns                |
| M6  | MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid   | —   | 25  |                   |
| M7  | MII_TX_CLK pulse width high                              | 35  | 65% | MII_TX_CLK period |
| M8  | MII_TX_CLK pulse width low                               | 35% | 65% | MII_TX_CLK period |

Figure 73 shows the MII transmit signal timing diagram.





Figure 73. MII Transmit Signal Timing Diagram

Figure 78 shows the mechanical dimensions of the ZQ PBGA package.



**Figure 78. Mechanical Dimensions and Bottom Surface Nomenclature of the ZQ PBGA Package**

# 15 Document Revision History

Table 35 lists significant changes between revisions of this hardware specification.

**Table 35. Document Revision History**

| Revision | Date    | Changes  |
|----------|---------|--|
| 10       | 09/2015 | In Table 34, moved MPC855TCVR50D4 and MPC855TCVR66D4 under the extended temperature (–40° to 95°C) and removed MC860ENCVR50D4R2 from the normal temperature Tape and Reel.   |
| 9        | 10/2011 | Updated orderable part numbers in Table 34, “MPC860 Family Package/Frequency Availability.”  |
| 8        | 08/2007 | <ul style="list-style-type: none"> <li>Updated template.</li> <li>On page 1, added a second paragraph.</li> <li>After Table 2, inserted a new figure showing the undershoot/overshoot voltage (Figure 1) and renumbered the rest of the figures.</li> <li>In Figure 3, changed all reference voltage measurement points from 0.2 and 0.8 V to 50% level.</li> <li>In Table 16, changed num 46 description to read, “<math>\overline{TA}</math> assertion to rising edge ...”</li> <li>In Figure 46, changed <math>\overline{TA}</math> to reflect the rising edge of the clock.</li> </ul> |
| 7.0      | 9/2004  | <ul style="list-style-type: none"> <li>Added a tablefootnote to Table 6 DC Electrical Specifications about meeting the VIL Max of the I2C Standard</li> <li>Replaced the thermal characteristics in Table 4 by the ZQ package</li> <li>Add the new parts to the Ordering and Availability Chart in Table 34</li> <li>Added the mechanical spec of the ZQ package in Figure 78</li> <li>Removed all of the old revisions from Table 5</li> </ul>  |
| 6.3      | 9/2003  | <ul style="list-style-type: none"> <li>Added Section 11.2 on the Port C interrupt pins</li> <li>Nontechnical reformatting</li> </ul>   |
| 6.2      | 8/2003  | <ul style="list-style-type: none"> <li>Changed B28a through B28d and B29d to show that TRLX can be 0 or 1</li> <li>Changed reference documentation to reflect the Rev 2 MPC860 PowerQUICC Family Users Manual</li> <li>Nontechnical reformatting</li> </ul>  |
| 6.1      | 11/2002 | <ul style="list-style-type: none"> <li>Corrected UTOPIA RXenb* and TXenb* timing values</li> <li>Changed incorrect usage of Vcc to Vdd</li> <li>Corrected dual port RAM to 8 Kbytes</li> </ul>   |
| 6        | 10/2002 | Added the MPC855T. Corrected Figure 26 on page -36.  |
| 5.1      | 11/2001 | Revised template format, removed references to MAC functionality, changed Table 7 B23 max value @ 66 MHz from 2ns to 8ns, added this revision history table  |