

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XF

| Product Status | Active |
|---------------------------------|--|
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 80MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10Mbps (4), 10/100Mbps (1) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 95°C (TJ) |
| Security Features | - |
| Package / Case | 357-BBGA |
| Supplier Device Package | 357-PBGA (25x25) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc860pvr80d4 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2 Features

The following list summarizes the key MPC860 features:

- Embedded single-issue, 32-bit core (implementing the Power Architecture technology) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch without conditional execution.
 - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1)
 - 16-Kbyte instruction caches are four-way, set-associative with 256 sets; 4-Kbyte instruction caches are two-way, set-associative with 128 sets.
 - 8-Kbyte data caches are two-way, set-associative with 256 sets; 4-Kbyte data caches are two-way, set-associative with 128 sets.
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
 - MMUs with 32-entry TLB, fully-associative instruction, and data TLBs
 - MMUs support multiple page sizes of 4-, 16-, and 512-Kbytes, and 8-Mbytes; 16 virtual address spaces and 16 protection groups
 - Advanced on-chip-emulation debug mode
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Operates at up to 80 MHz
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or \overline{RAS} to support a DRAM bank.
 - Up to 15 wait states programmable per memory bank
 - Glueless interface to DRAM, SIMMS, SRAM, EPROM, Flash EPROM, and other memory devices
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four $\overline{\text{CAS}}$ lines, four $\overline{\text{WE}}$ lines, and one $\overline{\text{OE}}$ line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbytes to 256 Mbytes)
 - Selectable write protection
 - On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture.



3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC860. Table 2 provides the maximum ratings.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

(GND = 0 V)

Table 2. Maximum Tolerated Ratings

| Rating | Symbol | Value | Unit |
|-------------------------------------|---------------------|-------------------------------|------|
| Supply voltage ¹ | V _{DDH} | -0.3 to 4.0 | V |
| | V _{DDL} | -0.3 to 4.0 | V |
| | KAPWR | -0.3 to 4.0 | V |
| | V _{DDSYN} | -0.3 to 4.0 | V |
| Input voltage ² | V _{in} | GND – 0.3 to V _{DDH} | V |
| Temperature ³ (standard) | T _{A(min)} | 0 | °C |
| | T _{j(max)} | 95 | °C |
| Temperature ³ (extended) | T _{A(min)} | -40 | °C |
| | T _{j(max)} | 95 | °C |
| Storage temperature range | T _{stg} | -55 to 150 | °C |

¹ The power supply of the device must start its ramp from 0.0 V.

² Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

Caution: All inputs that tolerate 5 V cannot be more than 2.5 V greater than the supply voltage. This restriction applies to power-up and normal operation (that is, if the MPC860 is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

³ Minimum temperatures are guaranteed as ambient temperature, T_A. Maximum temperatures are guaranteed as junction temperature, T_j.



| | Chavastavistis | 33 MHz | | 40 MHz | | 50 MHz | | 66 MHz | | |
|------|---|--------|-------|--------|-------|--------|-------|--------|-------|------|
| Num | Characteristic | Min | Мах | Min | Max | Min | Мах | Min | Max | Unit |
| B23 | CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0, and CSNT = 0 | 2.00 | 8.00 | 2.00 | 8.00 | 2.00 | 8.00 | 2.00 | 8.00 | ns |
| B24 | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 0 | 5.58 | — | 4.25 | _ | 3.00 | _ | 1.79 | — | ns |
| B24a | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 0 | 13.15 | — | 10.50 | — | 8.00 | — | 5.58 | — | ns |
| B25 | CLKOUT rising edge to \overline{OE} , \overline{WE} (0:3) asserted | — | 9.00 | — | 9.00 | — | 9.00 | — | 9.00 | ns |
| B26 | CLKOUT rising edge to OE negated | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | ns |
| B27 | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 | 35.88 | _ | 29.25 | _ | 23.00 | _ | 16.94 | _ | ns |
| B27a | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 | 43.45 | — | 35.50 | — | 28.00 | — | 20.73 | — | ns |
| B28 | CLKOUT rising edge to $\overline{WE}(0:3)$ negated GPCM write access CSNT = 0 | — | 9.00 | — | 9.00 | — | 9.00 | — | 9.00 | ns |
| B28a | CLKOUT falling edge to $\overline{WE}(0:3)$ negated GPCM write access TRLX = 0, 1, CSNT = 1, EBDF = 0 | 7.58 | 14.33 | 6.25 | 13.00 | 5.00 | 11.75 | 3.80 | 10.54 | ns |
| B28b | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0 | — | 14.33 | — | 13.00 | | 11.75 | | 10.54 | ns |
| B28c | CLKOUT falling edge to \overline{WE} (0:3) negated GPCM write access TRLX = 0, 1, CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1 | 10.86 | 17.99 | 8.88 | 16.00 | 7.00 | 14.13 | 5.18 | 12.31 | ns |
| B28d | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, 1, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 | _ | 17.99 | _ | 16.00 | | 14.13 | | 12.31 | ns |
| B29 | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access CSNT = 0, EBDF = 0 | 5.58 | _ | 4.25 | — | 3.00 | — | 1.79 | — | ns |
| B29a | $\overline{WE}(0:3)$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, EBDF = 0 | 13.15 | — | 10.5 | — | 8.00 | | 5.58 | — | ns |
| B29b | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3), High-Z GPCM write access, ACS = 00, TRLX = 0, 1, and CSNT = 0 | 5.58 | | 4.25 | | 3.00 | | 1.79 | | ns |
| B29c | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10, or ACS = 11, EBDF = 0 | 13.15 | | 10.5 | | 8.00 | | 5.58 | | ns |

Table 7. Bus Operation Timings (continued)



Bus Signal Timing

| | Characteristic | 33 MHz | | 40 MHz | | 50 MHz | | 66 MHz | | Unit |
|------|--|--------|-----|--------|-----|--------|-----|--------|-----|------|
| NUM | | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| B35 | A(0:31), BADDR(28:30) to \overline{CS} valid—as requested by control bit BST4 in the corresponding word in UPM | 5.58 | _ | 4.25 | _ | 3.00 | _ | 1.79 | _ | ns |
| B35a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid—as requested by control bit BST1 in the corresponding word in UPM | 13.15 | — | 10.50 | — | 8.00 | — | 5.58 | _ | ns |
| B35b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid—as requested by control bit BST2 in the corresponding word in UPM | 20.73 | — | 16.75 | — | 13.00 | — | 9.36 | | ns |
| B36 | A(0:31), BADDR(28:30), and D(0:31) to GPL valid—as requested by control bit GxT4 in the corresponding word in UPM | 5.58 | — | 4.25 | — | 3.00 | — | 1.79 | _ | ns |
| B37 | UPWAIT valid to CLKOUT falling edge ⁹ | 6.00 | — | 6.00 | — | 6.00 | — | 6.00 | | ns |
| B38 | CLKOUT falling edge to UPWAIT valid ⁹ | 1.00 | — | 1.00 | — | 1.00 | — | 1.00 | _ | ns |
| B39 | AS valid to CLKOUT rising edge ¹⁰ | 7.00 | _ | 7.00 | _ | 7.00 | _ | 7.00 | _ | ns |
| B40 | A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge | 7.00 | — | 7.00 | — | 7.00 | — | 7.00 | _ | ns |
| B41 | $\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) | 7.00 | — | 7.00 | _ | 7.00 | _ | 7.00 | _ | ns |
| B42 | CLKOUT rising edge to \overline{TS} valid (hold time) | 2.00 | — | 2.00 | — | 2.00 | — | 2.00 | _ | ns |
| B43 | AS negation to memory controller signals negation | _ | TBD | _ | TBD | _ | TBD | _ | TBD | ns |

¹ Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

² If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

³ The timings specified in B4 and B5 are based on full strength clock.

⁴ The timing for BR output is relevant when the MPC860 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC860 is selected to work with internal bus arbiter.

⁵ The timing required for BR input is relevant when the MPC860 is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC860 is selected to work with external bus arbiter.

⁶ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

⁷ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

⁸ The timing B30 refers to \overline{CS} when ACS = 00 and to $\overline{WE}(0:3)$ when CSNT = 0.

⁹ The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 18.

¹⁰ The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 21.



Bus Signal Timing



Figure 13. External Bus Read Timing (GPCM Controlled—TRLX = 0 or 1, ACS = 10, ACS = 11)



Figure 14 through Figure 16 provide the timing for the external bus write controlled by various GPCM factors.



Figure 14. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 0)



Bus Signal Timing

Table 11 shows the debug port timing for the MPC860.

Table 11. Debug Port Timing

| Num | Characteristic | All Freq | Unit | |
|-----|-----------------------------|----------------------------|-------|------|
| Num | Characteristic | Min | Мах | Unit |
| P61 | DSCK cycle time | $3 \times T_{CLOCKOUT}$ | _ | |
| P62 | DSCK clock pulse width | $1.25 \times T_{CLOCKOUT}$ | — | — |
| P63 | DSCK rise and fall times | 0.00 | 3.00 | ns |
| P64 | DSDI input data setup time | 8.00 | — | ns |
| P65 | DSDI data hold time | 5.00 | — | ns |
| P66 | DSCK low to DSDO data valid | 0.00 | 15.00 | ns |
| P67 | DSCK low to DSDO invalid | 0.00 | 2.00 | ns |

Figure 30 provides the input timing for the debug port clock.



Figure 30. Debug Port Clock Input Timing

Figure 31 provides the timing for the debug port.



Figure 31. Debug Port Timings



| Num | Charactariatia | All Freq | Unit | |
|-----|---|----------|------|------|
| | Characteristic | Min | Мах | Unit |
| 42 | SDACK assertion delay from clock high | — | 12 | ns |
| 43 | SDACK negation delay from clock low | — | 12 | ns |
| 44 | SDACK negation delay from TA low | — | 20 | ns |
| 45 | SDACK negation delay from clock high | _ | 15 | ns |
| 46 | \overline{TA} assertion to rising edge of the clock setup time (applies to external \overline{TA}) | 7 | | ns |

Table 16. IDMA Controller Timing (continued)



Figure 45. IDMA External Requests Timing Diagram



Figure 46. SDACK Timing Diagram—Peripheral Write, Externally-Generated TA



11.4 Baud Rate Generator AC Electrical Specifications

Table 17 provides the baud rate generator timings as shown in Figure 49.

Table 17. Baud Rate Generator Timing

| Num | Charactariatia | All Freq | Unit | |
|-----|-------------------------|----------|------|------|
| | Characteristic | Min | Мах | Unit |
| 50 | BRGO rise and fall time | — | 10 | ns |
| 51 | BRGO duty cycle | 40 | 60 | % |
| 52 | BRGO cycle | 40 | — | ns |



Figure 49. Baud Rate Generator Timing Diagram

11.5 Timer AC Electrical Specifications

Table 18 provides the general-purpose timer timings as shown in Figure 50.

Table 18. Timer Timing

| Num | Characteristic | | All Frequencies | | |
|-----|------------------------------|----|-----------------|------|--|
| | | | Мах | Unit | |
| 61 | TIN/TGATE rise and fall time | 10 | — | ns | |
| 62 | TIN/TGATE low time | 1 | — | CLK | |
| 63 | TIN/TGATE high time | 2 | — | CLK | |
| 64 | TIN/TGATE cycle time | 3 | — | CLK | |
| 65 | CLKO low to TOUT valid | 3 | 25 | ns | |



| Num | Characteristic | All Freq | Unit | |
|-------|---|----------|-------|------------|
| Nulli | Characteristic | Min | Мах | Onit |
| 84 | L1CLK edge to L1CLKO valid (DSC = 1) | — | 30.00 | ns |
| 85 | L1RQ valid before falling edge of L1TSYNC ⁴ | 1.00 | — | L1TCL K |
| 86 | L1GR setup time ² | 42.00 | — | ns |
| 87 | L1GR hold time | 42.00 | — | ns |
| 88 | L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0) | — | 0.00 | ns |

Table 19. SI Timing (continued)

¹ The ratio SYNCCLK/L1RCLK must be greater than 2.5/1.

² These specs are valid for IDL mode only.

³ Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

⁴ These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever comes later.



Figure 51. SI Receive Timing Diagram with Normal Clocking (DSC = 0)



SCC in NMSI Mode Electrical Specifications 11.7

Table 20 provides the NMSI external clock timing.

| Table 2 | 20. NMSI | External | Clock | Timing |
|---------|----------|----------|-------|--------|
|---------|----------|----------|-------|--------|

| Num | Characteristic | All Freq | Unit | |
|-----|--|---------------|-------|------|
| Num | Characteristic | Min | Мах | Unit |
| 100 | RCLK1 and TCLK1 width high ¹ | 1/SYNCCLK | _ | ns |
| 101 | RCLK1 and TCLK1 width low | 1/SYNCCLK + 5 | | ns |
| 102 | RCLK1 and TCLK1 rise/fall time | — | 15.00 | ns |
| 103 | TXD1 active delay (from TCLK1 falling edge) | 0.00 | 50.00 | ns |
| 104 | RTS1 active/inactive delay (from TCLK1 falling edge) | 0.00 | 50.00 | ns |
| 105 | CTS1 setup time to TCLK1 rising edge | 5.00 | — | ns |
| 106 | RXD1 setup time to RCLK1 rising edge | 5.00 | _ | ns |
| 107 | RXD1 hold time from RCLK1 rising edge ² | 5.00 | — | ns |
| 108 | CD1 setup Time to RCLK1 rising edge | 5.00 | _ | ns |

¹ The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2.25/1.
 ² Also applies to CD and CTS hold time when they are used as external sync signals.

Table 21 provides the NMSI internal clock timing.

Table 21. NMSI Internal Clock Timing

| Num | m Characteristic 0 RCLK1 and TCLK1 frequency ¹ 2 RCLK1 and TCLK1 rise/fall time 3 TXD1 active delay (from TCLK1 falling edge) 4 RTS1 active/inactive delay (from TCLK1 falling edge) | All Freq | Unit | |
|-----|---|----------|-----------|------|
| Num | Characteristic | Min | Мах | Unit |
| 100 | RCLK1 and TCLK1 frequency ¹ | 0.00 | SYNCCLK/3 | MHz |
| 102 | RCLK1 and TCLK1 rise/fall time | — | — | ns |
| 103 | TXD1 active delay (from TCLK1 falling edge) | 0.00 | 30.00 | ns |
| 104 | RTS1 active/inactive delay (from TCLK1 falling edge) | 0.00 | 30.00 | ns |
| 105 | CTS1 setup time to TCLK1 rising edge | 40.00 | — | ns |
| 106 | RXD1 setup time to RCLK1 rising edge | 40.00 | — | ns |
| 107 | RXD1 hold time from RCLK1 rising edge ² | 0.00 | — | ns |
| 108 | CD1 setup time to RCLK1 rising edge | 40.00 | _ | ns |

¹ The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 3/1.

² Also applies to \overline{CD} and \overline{CTS} hold time when they are used as external sync signals.



Figure 56 through Figure 58 show the NMSI timings.





| Num | Chavastavistia | All Freq | requencies | | | | |
|-----|--|----------|------------|----------------------|--|--|--|
| Num | Characteristic | Min | Мах | Unit Unit Uns CLK ns | | | |
| 135 | RSTRT active delay (from TCLK1 falling edge) | 10 | 50 | ns | | | |
| 136 | RSTRT inactive delay (from TCLK1 falling edge) | 10 | 50 | ns | | | |
| 137 | REJECT width low | 1 | — | CLK | | | |
| 138 | CLKO1 low to SDACK asserted ² | | 20 | ns | | | |
| 139 | CLKO1 low to SDACK negated ² | _ | 20 | ns | | | |

Table 22. Ethernet Timing (continued)

¹ The ratios SYNCCLK/RCLK1 and SYNCCLK/TCLK1 must be greater than or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



Figure 59. Ethernet Collision Timing Diagram



Figure 60. Ethernet Receive Timing Diagram



SMC Transparent AC Electrical Specifications 11.9

Table 23 provides the SMC transparent timings as shown in Figure 64.

Table 23. SMC Transparent Timing

| Num | um Characteristic 50 SMCLK clock period ¹ 51 SMCLK width low 51A SMCLK width high 52 SMCL K rise/fall time | All Freq | Unit | | | |
|------|---|----------|--|------|--|--|
| Num | Characteristic | Min | Мах | Unit | | |
| 150 | SMCLK clock period ¹ | 100 | — | ns | | |
| 151 | SMCLK width low | 50 | — | ns | | |
| 151A | SMCLK width high | 50 | — | ns | | |
| 152 | SMCLK rise/fall time | — | 15 | ns | | |
| 153 | SMTXD active delay (from SMCLK falling edge) | 10 | 50 | ns | | |
| 154 | SMRXD/SMSYNC setup time | 20 | — | ns | | |
| 155 | RXD1/SMSYNC hold time | 5 | 50 — 50 — 50 — - 15 10 50 20 — 5 — | | | |

¹ SYNCCLK must be at least twice as fast as SMCLK.



Note: 1. This delay is equal to an integer number of character-length clocks.







11.11 SPI Slave AC Electrical Specifications

Table 25 provides the SPI slave timings as shown in Figure 67 and Figure 68.

Table 25. SPI Slave Timing

| Num | m Characteristic 0 Slave cycle time 1 Slave enable lead time 2 Slave enable lag time 3 Slave clock (SPICLK) high or low time 4 Slave sequential transfer delay (does not require deselect) | All Freq | Unit | |
|-------|--|----------|------|------------------|
| Nulli | | Min | Мах | Unit |
| 170 | Slave cycle time | 2 | — | t _{cyc} |
| 171 | Slave enable lead time | 15 | — | ns |
| 172 | Slave enable lag time | 15 | — | ns |
| 173 | Slave clock (SPICLK) high or low time | 1 | — | t _{cyc} |
| 174 | Slave sequential transfer delay (does not require deselect) | 1 | — | t _{cyc} |
| 175 | Slave data setup time (inputs) | 20 | — | ns |
| 176 | Slave data hold time (inputs) | 20 | — | ns |
| 177 | Slave access time | _ | 50 | ns |



11.12 I²C AC Electrical Specifications

Table 26 provides the I^2C (SCL < 100 kHz) timings.

Table 26. I²C Timing (SCL < 100 kHz)

| Num | Characteristic | All Freq | uencies | Unit |
|-------|---|----------|---------|------|
| Nulli | | Min | Мах | Unit |
| 200 | SCL clock frequency (slave) | 0 | 100 | kHz |
| 200 | SCL clock frequency (master) ¹ | 1.5 | 100 | kHz |
| 202 | Bus free time between transmissions | 4.7 | — | μS |
| 203 | Low period of SCL | 4.7 | — | μS |
| 204 | High period of SCL | 4.0 | — | μS |
| 205 | Start condition setup time | 4.7 | — | μS |
| 206 | Start condition hold time | 4.0 | — | μS |
| 207 | Data hold time | 0 | — | μS |
| 208 | Data setup time | 250 | — | ns |
| 209 | SDL/SCL rise time | — | 1 | μS |
| 210 | SDL/SCL fall time | — | 300 | ns |
| 211 | Stop condition setup time | 4.7 | — | μS |

SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3 × pre_scaler × 2). The ratio SYNCCLK/(BRGCLK/pre_scaler) must be greater than or equal to 4/1.

Table 27 provides the I^2C (SCL > 100 kHz) timings.

Table 27. . I²C Timing (SCL > 100 kHz)

| Num | Characteristic | Expression | All Freq | uencies | Unit |
|-----|---|------------|-----------------|---------------|------|
| Num | Characteristic | Expression | Min | Мах | Unit |
| 200 | SCL clock frequency (slave) | fSCL | 0 | BRGCLK/48 | Hz |
| 200 | SCL clock frequency (master) ¹ | fSCL | BRGCLK/16512 | BRGCLK/48 | Hz |
| 202 | Bus free time between transmissions | | 1/(2.2 * fSCL) | — | S |
| 203 | Low period of SCL | | 1/(2.2 * fSCL) | — | S |
| 204 | High period of SCL | | 1/(2.2 * fSCL) | — | S |
| 205 | Start condition setup time | | 1/(2.2 * fSCL) | — | S |
| 206 | Start condition hold time | | 1/(2.2 * fSCL) | — | S |
| 207 | Data hold time | | 0 | — | S |
| 208 | Data setup time | | 1/(40 * fSCL) | — | S |
| 209 | SDL/SCL rise time | | — | 1/(10 * fSCL) | S |
| 210 | SDL/SCL fall time | | — | 1/(33 * fSCL) | S |
| 211 | Stop condition setup time | | 1/2(2.2 * fSCL) | — | s |

SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) × pre_scaler × 2). The ratio SYNCCLK/(BRGCLK / pre_scaler) must be greater than or equal to 4/1.



Mechanical Data and Ordering Information

Figure 75 shows the MII serial management channel timing diagram.



Figure 75. MII Serial Management Channel Timing Diagram

14 Mechanical Data and Ordering Information

14.1 Ordering Information

Table 33 provides information on the MPC860 Revision D.4 derivative devices.

| Device | Number of SCCs ¹ | Ethernet Support ² (Mbps) | Multichannel HDLC Support | ATM Support |
|----------|--------------------------------|---|------------------------------|----------------|
| MPC855T | 1 | 10/100 | Yes | Yes |
| MPC860DE | 2 | 10 | N/A | N/A |
| MPC860DT | | 10/100 | Yes | Yes |
| MPC860DP | | 10/100 | Yes | Yes |
| MPC860EN | 4 | 10 | N/A | N/A |
| MPC860SR | | 10 | Yes | Yes |
| MPC860T | | 10/100 | Yes | Yes |
| MPC860P | | 10/100 | Yes | Yes |

Table 33. MPC860 Family Revision D.4 Derivatives

¹ Serial communications controller (SCC)

² Up to 4 channels at 40 MHz or 2 channels at 25 MHz



Table 34 identifies the packages and operating frequencies available for the MPC860.

| Package Type | Freq. (MHz) / Temp. (Tj) | Package | Order Number |
|--|-----------------------------|--------------------|--|
| Ball grid array ZP suffix—leaded ZQ suffix—leaded VR suffix—lead-free | 50 0° to 95°C | ZP/ZQ ¹ | MPC855TZQ50D4 MPC860DEZQ50D4 MPC860DTZQ50D4 MPC860ENZQ50D4 MPC860SRZQ50D4 MPC860TZQ50D4 MPC860DPZQ50D4 MPC860PZQ50D4 |
| | | Tape and Reel | MPC855TZQ50D4R2 MPC860DEZQ50D4R2 MPC860ENZQ50D4R2 MPC860SRZQ50D4R2 MPC860TZQ50D4R2 MPC860DPZQ50D4R2 MPC855TVR50D4R2 MPC860ENVR50D4R2 MPC860SRVR50D4R2 MPC860TVR50D4R2 |
| | | VR | MPC855TVR50D4 MPC860DEVR50D4 MPC860DPVR50D4 MPC860DTVR50D4 MPC860ENVR50D4 MPC860PVR50D4 MPC860SRVR50D4 MPC860SRVR50D4 MPC860TVR50D4 |
| | 66 0° to 95°C | ZP/ZQ ¹ | MPC855TZQ66D4 MPC860DEZQ66D4 MPC860DTZQ66D4 MPC860ENZQ66D4 MPC860SRZQ66D4 MPC860TZQ66D4 MPC860DPZQ66D4 MPC860PZQ66D4 |
| | | Tape and Reel | MPC860SRZQ66D4R2 MPC860PZQ66D4R2 |
| | | VR | MPC855TVR66D4 MPC860DEVR66D4 MPC860DPVR66D4 MPC860DTVR66D4 MPC860ENVR66D4 MPC860PVR66D4 MPC860SRVR66D4 MPC860TVR66D4 |

Table 34. MPC860 Family Package/Frequency Availability



14.2 Pin Assignments

Figure 76 shows the top view pinout of the PBGA package. For additional information, see the MPC860 PowerQUICC User's Manual, or the MPC855T User's Manual.

| | \sim | ~ | \sim | \sim | \sim | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | ~ | \sim | \sim | | |
|-----------|--------------|-----------|-----------|-------------|---------------------|------------|------------|------------|------------|------------|------------|------------|------------|-----------|------------------------|-----------|----------|---------------|---------|
| | O PD10 | O PD8 | O PD3 | | O D0 | O D4 | ⊖ D1 |) D2 | О D3 | O D5 | | O D6 | 0 D7 | 0 D29 | DP2 | | с IPA3 | | W |
| O PD14 | O PD13 | O PD9 | O PD6 | O M_Tx_I | | O D13 | () D27 | 〇 D10 |) D14 | 〇 D18 | 〇 D20 | 〇 D24 | 0 D28 | O DP1 | O DP3 | O DP0 | ⊖ N/C | | V 1 |
| 0 PA0 | O PB14 | O PD15 | O PD4 | O PD5 | | () D8 | () D23 |) D11 |) D16 |) D19 | 0 D21 | 〇 D26 |) D30 | O IPA5 | O IPA4 | O IPA2 | O N/C | O VSSSYN | U N |
| O PA1 | O PC5 | O PC4 | O PD11 | | |) 1 D12 | () D17 |) D9 |) D15 | 0 D22 |) D25 | 〇 D31 | O IPA6 | |) IPA1 | O IPA7 | ⊖ xfc | | T N |
| O PC6 | 0 PA2 | O PB15 | O PD12 | \bigcirc | | 0 | 0 | \bigcirc | \bigcirc | 0 | 0 | 0 | 0 | | | | | | R WR |
| O PA4 | O PB17 | O PA3 | | \bigcirc | $\bigcap_{i=1}^{n}$ | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | \bigcirc | GND | | | | | | Ρ |
| O PB19 | O PA5 | O PB18 | O PB16 | \bigcirc | 0 | \bigcirc | 0 | | | | | N |
| O PA7 | 0 PC8 | O PA6 | O PC7 | \bigcirc | \circ | \bigcirc | 0 | | | |) DR29 VDE | M |
| O PB22 | O PC9 | O PA8 | O PB20 | \bigcirc | \circ | \bigcirc | 0 | О ОР0 | | O OP1 | | L 1 |
| O PC10 | O PA9 | O PB23 | O PB21 | \bigcirc | 0 | \bigcirc | \bigcirc | \bigcirc | | \bigcirc | \bigcirc | \bigcirc | \bigcirc | 0 | | | | | к |
| O PC11 | O PB24 | O PA10 | O PB25 | \bigcirc | \circ | \bigcirc | 0 | O IPB5 | O IPB1 | | | J |
| | | | О тск | \bigcirc | 0 | \bigcirc | 0 | О СО | | | | н |
| | _ ⊂ ™S | | O PA11 | \bigcirc | 0 | \bigcirc | 0 | | | | | G |
| O PB26 | O PC12 | O PA12 | | \bigcirc | | | 0 | 0 | 0 | \bigcirc | 0 | \bigcirc | | | | | | | F |
| O PB27 | O PC13 | O PA13 | O PB29 | \bigcirc | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | $\frac{\bigcirc}{CS3}$ | O BI | | | E |
| 0 | 0 | 0 | 0 | 0 | \bigcirc | \bigcirc | 0 | 0 | 0 | 0 | <u> </u> | 0 | 0 | <u> </u> | <u> </u> | 0 | 0 | <u> </u> | D |
| | | | | | | | | | A25 | | | | | | $\frac{0}{0}$ | | | | С |
| | | | | A9 | | | | | | | | | | | | | | | В |
| AU | | | | | | | | A23 | | | | | | | $\frac{1}{000}$ | | | GPLB4 | A |
| 19 | А2 18 | н5 17 | А7 16 | ATT 15 | A14 14 | А27 13 | A29 12 | АЗО 11 | A28 10 | A31 9 | 8 | в5А2 7 | vv⊨1 6 | vv⊨3 5 | 4 | 3 3 | 2 | 1 | |

NOTE: This is the top view of the device.

Figure 76. Pinout of the PBGA Package



Mechanical Data and Ordering Information

14.3 Mechanical Dimensions of the PBGA Package

Figure 77 shows the mechanical dimensions of the ZP PBGA package.



- 1. Dimensions and tolerance per ASME Y14.5M, 1994.
- 2. Dimensions in millimeters.
- 3. Dimension b is the maximum solder ball diameter measured parallel to data C.



22.40

E2

22.60