



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	FT32
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I ² C, SPI, UART/USART, USB
Peripherals	POR, PWM, WDT
Number of I/O	42
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	320K x 8
Voltage - Supply (Vcc/Vdd)	2.97V ~ 3.63V
Data Converters	A/D 4x10b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/bridgetek/ft907l-t

- ◆ Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.
- ◆ Brownout detect with four separate thresholds for interrupt and forced reset.
- ◆ Power-On Reset (POR).
- ◆ Available as LBGA256, TFBGA180, and TFBGA100 packages and as LQFP144 package.

3. Applications

- Communication hubs
- Automotive aftermarket
- Power management
- Consumer health devices
- Embedded audio applications
- Industrial control
- Industrial automation
- white goods

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P1_1	R2	N1	K2	42	[2]	N; PU	I/O	GPIO0[8] — General purpose digital input/output pin. Boot pin (see Table 5).
							O	CTOUT_7 — SCTimer/PWM output 7. Match output 3 of timer 1.
							I/O	EMC_A6 — External memory address line 6.
							I/O	SGPIO8 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P1_2	R3	N2	K1	43	[2]	N; PU	I/O	GPIO0[9] — General purpose digital input/output pin. Boot pin (see Table 5).
							O	CTOUT_6 — SCTimer/PWM output 6. Match output 2 of timer 1.
							I/O	EMC_A7 — External memory address line 7.
							I/O	SGPIO9 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P1_3	P5	M2	J1	44	[2]	N; PU	I/O	GPIO0[10] — General purpose digital input/output pin.
							O	CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer 2.
							I/O	SGPIO10 — General purpose digital input/output pin.
							O	EMC_OE — LOW active Output Enable signal.
							O	USB0_IND1 — USB0 port indicator LED control output 1.
							I/O	SSP1_MISO — Master In Slave Out for SSP1.
							-	R — Function reserved.
							O	SD_RST — SD/MMC reset signal for MMC4.4 card.
P1_4	T3	P2	J2	47	[2]	N; PU	I/O	GPIO0[11] — General purpose digital input/output pin.
							O	CTOUT_9 — SCTimer/PWM output 9. Match output 3 of timer 3.
							I/O	SGPIO11 — General purpose digital input/output pin.
							O	EMC_BLS0 — LOW active Byte Lane select signal 0.
							O	USB0_IND0 — USB0 port indicator LED control output 0.
							I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							-	R — Function reserved.
							O	SD_VOLT1 — SD/MMC bus voltage select output 1.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P1_5	R5	N3	J4	48	[2]	N; PU	I/O	GPIO1[8] — General purpose digital input/output pin.
							O	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.
							-	R — Function reserved.
							O	EMC_CS0 — LOW active Chip Select 0 signal.
							I	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
							I/O	SSP1_SSEL — Slave Select for SSP1.
							I/O	SGPIO15 — General purpose digital input/output pin.
							O	SD_POW — SD/MMC power monitor output.
P1_6	T4	P3	K4	49	[2]	N; PU	I/O	GPIO1[9] — General purpose digital input/output pin.
							I	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.
							-	R — Function reserved.
							O	EMC_WE — LOW active Write Enable signal.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPIO14 — General purpose digital input/output pin.
							I/O	SD_CMD — SD/MMC command signal.
P1_7	T5	N4	G4	50	[2]	N; PU	I/O	GPIO1[0] — General purpose digital input/output pin.
							I	U1_DSR — Data Set Ready input for UART1.
							O	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.
							I/O	EMC_D0 — External memory data line 0.
							O	USB0_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH). Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P1_16	M7	L5	H9	64	[2]	N; PU	I/O	GPIO0[3] — General purpose digital input/output pin.
							I	U2_RXD — Receiver input for USART2.
							I/O	SGPIO3 — General purpose digital input/output pin.
							I	ENET_CRS — Ethernet Carrier Sense (MII interface).
							O	T0_MAT0 — Match output 0 of timer 0.
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_RX_DV — Ethernet Receive Data Valid (RMII/MII interface).
P1_17	M8	L6	H10	66	[3]	N; PU	I/O	GPIO0[12] — General purpose digital input/output pin.
							I/O	U2_UCLK — Serial clock input/output for USART2 in synchronous mode.
							-	R — Function reserved.
							I/O	ENET_MDIO — Ethernet MIIM data input and output.
							I	T0_CAP3 — Capture input 3 of timer 0.
							O	CAN1_TD — CAN1 transmitter output.
							I/O	SGPIO11 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_18	N12	N10	J10	67	[2]	N; PU	I/O	GPIO0[13] — General purpose digital input/output pin.
							I/O	U2_DIR — RS-485/EIA-485 output enable/direction control for USART2.
							-	R — Function reserved.
							O	ENET_TXD0 — Ethernet transmit data 0 (RMII/MII interface).
							O	T0_MAT3 — Match output 3 of timer 0.
							I	CAN1_RD — CAN1 receiver input.
							I/O	SGPIO12 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_19	M11	N9	K9	68	[2]	N; PU	I	ENET_TX_CLK (ENET_REF_CLK) — Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
							I/O	SSP1_SCK — Serial clock for SSP1.
							-	R — Function reserved.
							-	R — Function reserved.
							O	CLKOUT — Clock output pin.
							-	R — Function reserved.
							O	I2S0_RX_MCLK — I2S receive master clock.
							I/O	I2S1_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P3_1	G11	D10	F7	114	[2]	N; PU	I/O	I2S0_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I ² S-bus specification.
							I/O	I2S0_RX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the I ² S-bus specification.
							I	CAN0_RD — CAN receiver input.
							O	USB1_IND1 — USB1 Port indicator LED control output 1.
							I/O	GPIO5[8] — General purpose digital input/output pin.
							-	R — Function reserved.
							O	LCD_VD15 — LCD data.
							-	R — Function reserved.
P3_2	F11	D9	G6	116	[2]	OL; PU	I/O	I2S0_TX_SDA — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I ² S-bus specification.
							I/O	I2S0_RX_SDA — I2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the I ² S-bus specification.
							O	CAN0_TD — CAN transmitter output.
							O	USB1_IND0 — USB1 Port indicator LED control output 0.
							I/O	GPIO5[9] — General purpose digital input/output pin.
							-	R — Function reserved.
							O	LCD_VD14 — LCD data.
							-	R — Function reserved.
P3_3	B14	B13	A7	118	[4]	N; PU	-	R — Function reserved.
							I/O	SPI_SCK — Serial clock for SPI.
							I/O	SSP0_SCK — Serial clock for SSP0.
							O	SPIFI_SCK — Serial clock for SPIFI.
							O	CGU_OUT1 — CGU spare clock output 1.
							-	R — Function reserved.
							O	I2S0_TX_MCLK — I2S transmit master clock.
							I/O	I2S1_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P4_5	D2	C2	-	10	[2]	N; PU	I/O	GPIO2[5] — General purpose digital input/output pin.
							O	CTOUT_5 — SCTimer/PWM output 5. Match output 3 of timer 3.
							O	LCD_FP — Frame pulse (STN). Vertical synchronization pulse (TFT).
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPIO11 — General purpose digital input/output pin.
P4_6	C1	B1	-	11	[2]	N; PU	I/O	GPIO2[6] — General purpose digital input/output pin.
							O	CTOUT_4 — SCTimer/PWM output 4. Match output 3 of timer 3.
							O	LCD_ENAB/LCDM — STN AC bias drive or TFT data enable input.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPIO12 — General purpose digital input/output pin.
P4_7	H4	F4	-	14	[2]	O; PU	O	LCD_DCLK — LCD panel clock.
							I	GP_CLKIN — General-purpose clock input to the CGU.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S1_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
							I/O	I2S0_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
							-	R — Function reserved.
P4_8	E2	D2	-	15	[2]	N; PU	I	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.
							O	LCD_VD9 — LCD data.
							-	R — Function reserved.
							I/O	GPIO5[12] — General purpose digital input/output pin.
							O	LCD_VD22 — LCD data.
							O	CAN1_TD — CAN1 transmitter output.
							I/O	SGPIO13 — General purpose digital input/output pin.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
PF_6	E7	-	-	-	[5]	N; PU	-	R — Function reserved.
							I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
							I/O	SSP1_MISO — Master In Slave Out for SSP1.
							O	TRACEDATA[1] — Trace data, bit 1.
							I/O	GPIO7[20] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPIO5 — General purpose digital input/output pin.
							I/O	I2S1_TX_SDA — I2S1 transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>P</i> S-bus specification.
							AI	ADC1_3 — ADC1 and ADC0, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
							O	TRACEDATA[2] — Trace data, bit 2.
PF_7	B7	-	-	-	[5]	N; PU	-	R — Function reserved.
							I/O	U3_BAUD — Baud pin for USART3.
							I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							O	TRACEDATA[3] — Trace data, bit 3.
							I/O	GPIO7[21] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPIO6 — General purpose digital input/output pin.
							I/O	I2S1_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the <i>P</i> S-bus specification.
							AI/ O	ADC1_7 — ADC1 and ADC0, input channel 7 or band gap output. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
							O	TRACEDATA[4] — Trace data, bit 4.
PF_8	E6	-	-	-	[5]	N; PU	-	R — Function reserved.
							I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
							I	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
							O	TRACEDATA[5] — Trace data, bit 5.
							I/O	GPIO7[22] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPIO7 — General purpose digital input/output pin.
							-	R — Function reserved.
							AI	ADC0_2 — ADC0 and ADC1, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
							O	TRACEDATA[6] — Trace data, bit 6.

Table 3. Pin description ...continuedLCD, Ethernet, USB0, and USB1 functions are not available on all parts. See [Table 2](#).

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
Debug pins								
DBGEN	L4	K4	A6	28	[2]	I	I	JTAG interface control signal. Also used for boundary scan. To use the part in functional mode, connect this pin in one of the following ways: <ul style="list-style-type: none"> Leave DBGEN open. The DBGEN pin is pulled up internally by a 50 kΩ resistor. Tie DBGEN to VDDIO. Pull DBGEN up to VDDIO with an external pull-up resistor.
TCK/SWDCLK	J5	G5	H2	27	[2]	I; F	I	Test Clock for JTAG interface (default) or Serial Wire (SW) clock.
TRST	M4	L4	B4	29	[2]	I; PU	I	Test Reset for JTAG interface.
TMS/SWDIO	K6	K5	C4	30	[2]	I; PU	I	Test Mode Select for JTAG interface (default) or SW debug data input/output.
TDO/SWO	K5	J5	H3	31	[2]	O	O	Test Data Out for JTAG interface (default) or SW trace output.
TDI	J4	H4	G3	26	[2]	I; PU	I	Test Data In for JTAG interface.
USB0 pins								
USB0_DP	F2	E2	E1	18	[6]	-	I/O	USB0 bidirectional D+ line.
USB0_DM	G2	F2	E2	20	[6]	-	I/O	USB0 bidirectional D- line.
USB0_VBUS	F1	E1	E3	21	[6] [7]	-	I/O	VBUS pin (power on USB cable). This pin includes an internal pull-down resistor of 64 kΩ (typical) ± 16 kΩ.
USB0_ID	H2	G2	F1	22	[8]	-	I	Indicates to the transceiver whether connected as an A-device (USB0_ID LOW) or B-device (USB0_ID HIGH). For OTG this pin has an internal pull-up resistor.
USB0_RREF	H1	G1	F3	24	[8]	-		12.0 kΩ (accuracy 1 %) on-board resistor to ground for current reference.
USB1 pins								
USB1_DP	F12	D11	E9	89	[9]	-	I/O	USB1 bidirectional D+ line.
USB1_DM	G12	E11	E10	90	[9]	-	I/O	USB1 bidirectional D- line.
I²C-bus pins								
I2C0_SCL	L15	K13	D6	92	[10]	I; F	I/O	I ² C clock input/output. Open-drain output (for I ² C-bus compliance).
I2C0_SDA	L16	K14	E6	93	[10]	I; F	I/O	I ² C data input/output. Open-drain output (for I ² C-bus compliance).
Reset and wake-up pins								
RESET	D9	C7	B6	128	[11]	I; IA	I	External reset input: A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. This pin does not have an internal pull-up.
WAKEUP0	A9	A9	A4	130	[11]	I; IA	I	External wake-up input; can raise an interrupt and can cause wake-up from any of the low-power modes. A pulse with a duration > 45 ns wakes up the part. This pin does not have an internal pull-up.

- Values of Match/Capture registers, plus reload or capture control values

In the two-counter case, the following operational elements are global to the SCTimer/PWM, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.16.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counters clocked by bus clock or selected input.
- Counters can be configured as up-counters or up-down counters.
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs and interrupts.
- Selected events can limit, halt, start, or stop a counter.
- Supports:
 - up to 8 inputs
 - 16 outputs
 - 16 match/capture registers
 - 16 events
 - 32 states

7.16.2 Serial GPIO (SGPIO)

The Serial GPIOs offer standard GPIO functionality enhanced with features to accelerate serial stream processing.

7.16.2.1 Features

- Each SGPIO input/output slice can be used to perform a serial to parallel or parallel to serial data conversion.
- 16 SGPIO input/output slices each with a 32-bit FIFO that can shift the input value from a pin or an output value to a pin with every cycle of a shift clock.
- Each slice is double-buffered.
- Interrupt is generated on a full FIFO, shift clock, or pattern match.
- Slices can be concatenated to increase buffer size.
- Each slice has a 32-bit pattern match filter.

10. Static characteristics

Table 10. Static characteristics $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise specified.



Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
Supply pins						
$V_{DD(\text{IO})}$	input/output supply voltage		2.2	-	3.6	V
$V_{DD(\text{REG})(3V3)}$	regulator supply voltage (3.3 V)		[2]	2.2	-	V
$V_{DDA(3V3)}$	analog supply voltage (3.3 V)	on pin VDDA	2.2	-	3.6	V
		on pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3	3.0	3.3	3.6	V
V_{BAT}	battery supply voltage		[2]	2.2	-	V
$V_{\text{prog(pf)}}$	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	V
$I_{\text{prog(pf)}}$	polyfuse programming current	on pin VPP; OTP programming time \leq 1.6 ms		-	30	mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	Active mode; M0-core in reset; code <pre>while(1){} executed from RAM; all peripherals disabled; PLL1 enabled</pre>				
		CCLK = 12 MHz	[4]	-	6.6	mA
		CCLK = 60 MHz	[4]		25.3	mA
		CCLK = 120 MHz	[4]	-	48.4	mA
		CCLK = 180 MHz	[4]	-	72.0	mA
		CCLK = 204 MHz	[4]	-	81.5	mA
$I_{DD(\text{REG})(3V3)}$	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; M0 core in reset				
		sleep mode	[4][5]	-	5.0	mA
		deep-sleep mode	[4]	-	30	μA
		power-down mode	[4]	-	15	μA
		deep power-down mode	[4][6]	-	0.03	μA
		deep power-down mode; V _{BAT} floating	[4]	-	2	μA
I_{BAT}	battery supply current	active mode; V _{BAT} = 3.2 V; V _{DD(REG)(3V3)} = 3.6 V.	[7]	-	0	nA

Table 10. Static characteristics ...continued $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ ^[1]	Max	Unit
I_{LI}	input leakage current	$V_I = V_{DD(\text{IO})}$	[13]	-	4.5	-	μA
		$V_I = 5\text{ V}$		-	-	10	μA
Oscillator pins							
$V_{i(\text{XTAL1})}$	input voltage on pin XTAL1			-0.5	-	1.2	V
$V_{o(\text{XTAL2})}$	output voltage on pin XTAL2			-0.5	-	1.2	V
C_{io}	input/output capacitance		[17]	-	-	0.8	pF
USB0 pins^[18]							
V_I	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(\text{IO})} \geq 2.2\text{ V}$		0	-	5.25	V
R_{pd}	pull-down resistance	on pin USB0_VBUS		48	64	80	k Ω
		high-speed mode		-50	200	500	mV
		full-speed/low-speed mode		800	-	2500	mV
$V_{i(\text{dif})}$	differential input voltage	chirp mode		-50	-	600	mV
				100	400	1100	mV
USB1 pins (USB1_DP/USB1_DM)^[18]							
I_{OZ}	OFF-state output current	$0\text{ V} < V_I < 3.3\text{ V}$	[18]	-	-	± 10	μA
V_{BUS}	bus supply voltage		[19]	-	-	5.25	V
V_{DI}	differential input sensitivity voltage	$ (\text{D}+) - (\text{D}-) $		0.2	-	-	V
V_{CM}	differential common mode voltage range	includes V_{DI} range		0.8	-	2.5	V
$V_{th(\text{rs})\text{se}}$	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V_{OL}	LOW-level output voltage for low-/full-speed	R_L of $1.5\text{ k}\Omega$ to 3.6 V		-	-	0.18	V
V_{OH}	HIGH-level output voltage (driven) for low-/full-speed	R_L of $15\text{ k}\Omega$ to GND		2.8	-	3.5	V
C_{trans}	transceiver capacitance	pin to GND		-	-	20	pF
Z_{DRV}	driver output impedance for driver which is not high-speed capable	with $33\text{ }\Omega$ series resistor; steady state drive	[20]	36	-	44.1	Ω

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25°C), nominal supply voltages.[2] The recommended operating condition for the battery supply is $V_{DD(\text{REG})(3V3)} > V_{\text{BAT}} + 0.2\text{ V}$. See [Figure 18](#).

10.1 Power consumption



10.3 BOD and band gap static characteristics

Table 12. BOD static characteristics^[1]*T_{amb} = 25 °C; simulated values for nominal processing.*


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{th}	threshold voltage	interrupt level 0				
		assertion	-	2.75	-	V
		de-assertion	-	2.92	-	V
		interrupt level 1				
		assertion	-	2.85	-	V
		de-assertion	-	3.00	-	V
		interrupt level 2				
		assertion	-	2.95	-	V
		de-assertion	-	3.12	-	V
		interrupt level 3				
		assertion	-	3.05	-	V
		de-assertion	-	3.19	-	V
		reset level 0				
		assertion	-	1.70	-	V
		de-assertion	-	1.85	-	V
		reset level 1				
		assertion	-	1.80	-	V
		de-assertion	-	1.95	-	V
		reset level 2				
		assertion	-	1.90	-	V
		de-assertion	-	2.05	-	V
		reset level 3				
		assertion	-	2.00	-	V
		de-assertion	-	2.15	-	V


[1] Interrupt and reset levels are selected by writing to the BODLV1/2 bits in the control register CREGE0, see the *LPC43xx user manual*.

Table 13. Band gap characteristics*V_{DDA(3V3)} over specified ranges; T_{amb} = -40 °C to +105 °C; unless otherwise specified*

Symbol	Parameter	Min	Typ	Max	Unit
V _{ref(bg)}	band gap reference voltage	[1]	0.621	0.6425	mV

[1] Based on characterization, not tested in production.

**Fig 22. High-drive pins; typical LOW level output current I_{OL} versus LOW level output voltage V_{OL}**



11.14 SGPIO timing

The following considerations apply to SGPIO timing:

- SGPIO input signals are synchronized by the internal clock SGPIO_CLOCK. To guarantee that no samples are missed, all input signals should have a duration of at least one SGPIO_CLOCK cycle plus the set-up and hold times.
- When an external clock input is used to generate output data, synchronization causes a latency of at least one SGPIO_CLOCK cycle. The maximum output data rate is one output every two SGPIO_CLOCK cycles.
- Synchronization also causes a latency of one SGPIO_CLOCK cycle when sampling several inputs. This may cause inputs with very similar timings to be sampled with a difference of one SGPIO_CLOCK cycle.

11.18 SD/MMC

Table 33. Dynamic characteristics: SD/MMC

$T_{amb} = -40^{\circ}\text{C}$ to 85°C ; $2.2\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$; $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$; $C_L = 20\text{ pF}$.

$\text{SAMPLE_DELAY} = 0x9$, $\text{DRV_DELAY} = 0xD$ in the SDDELAY register sampled at 90 % and 10 % of the signal level, $\text{EHS} = 1$ for SD_CLK pin, $\text{EHS} = 1$ for SD_DATn and SD_CMD pins. Simulated values.

Symbol	Parameter	Conditions	Min	Max	Unit
f_{clk}	clock frequency	on pin SD_CLK ; data transfer mode		52	MHz
$t_{su(D)}$	data input set-up time	on pins SD_DATn as inputs	3.9	-	ns
		on pins SD_CMD as inputs	5.2	-	ns
$t_{h(D)}$	data input hold time	on pins SD_DATn as inputs	0.4	-	ns
		on pins SD_CMD as inputs	0		ns
$t_{d(QV)}$	data output valid delay time	on pins SD_DATn as outputs	-	15.3	ns
		on pins SD_CMD as outputs	-	16	ns
$t_{h(Q)}$	data output hold time	on pins SD_DATn as outputs	4	-	ns
		on pins SD_CMD as outputs	4	-	ns





Fig 39. SD/MMC timing

11.19 LCD


Table 34. Dynamic characteristics: LCD

$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $2.2\text{ V} \leq V_{DD(REG)(3V3)} \leq 3.6\text{ V}$; $2.7\text{ V} \leq V_{DD(IO)} \leq 3.6\text{ V}$; $C_L = 20\text{ pF}$. Simulated values.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{clk}	clock frequency	on pin LCD_DCLK	-	50	-	MHz
$t_{d(QV)}$	data output valid delay time			-	17	ns
$t_{h(Q)}$	data output hold time		8.5	-		ns

**Fig 46. Standard I/O pin configuration with analog input**

13.6 Reset pin configuration

**Fig 47. Reset pin configuration**

13.7 Suggested USB interface solutions

The USB device can be connected to the USB as bus-powered device (see [Figure 48](#)) or self-powered device (see [Figure 49](#)).

On the LPC43S50/S30/S20, USBn_VBUS pins are 5 V tolerant only when VDDIO is applied and at operating voltage level. Therefore, if the USBn_VBUS function is connected to the USB connector and the device is self-powered, the USBn_VBUS pins must be protected for situations when VDDIO = 0 V.

If VDDIO is always at operating level while VBUS = 5 V, the USBn_VBUS pin can be connected directly to the VBUS pin on the USB connector.

For systems where VDDIO can be 0 V and VBUS is directly applied to the USBn_VBUS pins, precautions must be taken to reduce the voltage to below 3.6 V, which is the maximum allowable voltage on the USBn_VBUS pins in this case.

One method is to use a voltage divider to connect the USBn_VBUS pins to VBUS on the USB connector. The voltage divider ratio should be such that the USB_VBUS pin will be greater than 0.7VDDIO to indicate a logic HIGH while below the 3.6 V allowable maximum voltage.


For the following operating conditions

$$\text{VBUS}_{\max} = 5.25 \text{ V}$$

$$\text{VDDIO} = 3.6 \text{ V},$$

the voltage divider should provide a reduction of 3.6 V/5.25 V or ~0.686.

For bus-powered devices, a regulator powered by USB can provide 3.3 V to VDDIO whenever bus power is present and ensure that power to the USBn_VBUS pins is always present when the 5 V VBUS signal is applied. See [Figure 48](#). If the VBUS function of the USB1 interface is not connected, configure the pin function for GPIO using the function control bits in the SYSCON block.



TFBGA100: plastic thin fine-pitch ball grid array package; 100 balls; body 9 x 9 x 0.7 mm

SOT926-1




Fig 53. Package outline of the TFBGA100 package

21. Contents

1	General description	1	7.17.6.1	Features	73
2	Features and benefits	1	7.17.7	High-speed USB Host/Device interface with ULPI (USB1)	73
3	Applications	4	7.17.7.1	Features	73
4	Ordering information	5	7.17.8	LCD controller	73
4.1	Ordering options	5	7.17.8.1	Features	74
5	Block diagram	6	7.17.9	Ethernet	74
6	Pinning information	7	7.17.9.1	Features	74
6.1	Pinning	7	7.18	Digital serial peripherals	75
6.2	Pin description	7	7.18.1	UART1	75
7	Functional description	61	7.18.1.1	Features	75
7.1	Architectural overview	61	7.18.2	USART0/2/3	75
7.2	ARM Cortex-M4 processor	61	7.18.2.1	Features	75
7.3	ARM Cortex-M0 coprocessor	61	7.18.3	SPI serial I/O controller	76
7.4	Interprocessor communication	61	7.18.3.1	Features	76
7.5	AHB multilayer matrix	62	7.18.4	SSP serial I/O controller	76
7.6	Nested Vectored Interrupt Controller (NVIC)	62	7.18.4.1	Features	76
7.6.1	Features	63	7.18.5	I ² C-bus interface	77
7.6.2	Interrupt sources	63	7.18.5.1	Features	77
7.7	System Tick timer (SysTick)	63	7.18.6	I ² S interface	77
7.8	Event router	63	7.18.6.1	Features	77
7.9	Global Input Multiplexer Array (GIMA)	63	7.18.7	C_CAN	78
7.9.1	Features	64	7.18.7.1	Features	78
7.10	On-chip static RAM	64	7.19	Counter/timers and motor control	78
7.11	In-System Programming (ISP)	64	7.19.1	General purpose 32-bit timers/external event counters	78
7.12	Boot ROM	64	7.19.1.1	Features	78
7.13	Memory mapping	65	7.19.2	Motor control PWM	79
7.14	One-Time Programmable (OTP) memory	68	7.19.3	Quadrature Encoder Interface (QEI)	79
7.15	General-Purpose I/O (GPIO)	68	7.19.3.1	Features	79
7.15.1	Features	68	7.19.4	Repetitive Interrupt (RI) timer	80
7.16	Configurable digital peripherals	68	7.19.4.1	Features	80
7.16.1	State Configurable Timer (SCTimer/PWM) subsystem	68	7.19.5	Windowed WatchDog Timer (WWDT)	80
7.16.1.1	Features	69	7.19.5.1	Features	80
7.16.2	Serial GPIO (SGPIO)	69	7.20	Analog peripherals	80
7.16.2.1	Features	69	7.20.1	Analog-to-Digital Converter (ADC0/1)	80
7.17	AHB peripherals	70	7.20.1.1	Features	80
7.17.1	AES decryption/encryption	70	7.20.2	Digital-to-Analog Converter (DAC)	81
7.17.1.1	Features	70	7.20.2.1	Features	81
7.17.2	General-Purpose DMA (GPDMA)	70	7.21	Peripherals in the RTC power domain	81
7.17.2.1	Features	70	7.21.1	RTC	81
7.17.3	SPI Flash Interface (SPIFI)	71	7.21.1.1	Features	81
7.17.3.1	Features	71	7.21.2	Alarm timer	81
7.17.4	SD/MMC card interface	72	7.22	System control	81
7.17.5	External Memory Controller (EMC)	72	7.22.1	Configuration registers (CREG)	81
7.17.5.1	Features	72	7.22.2	System Control Unit (SCU)	82
7.17.6	High-speed USB Host/Device/OTG interface (USB0)	73	7.22.3	Clock Generation Unit (CGU)	82
			7.22.4	Internal RC oscillator (IRC)	82

continued >