

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, Motor Control PWM, POR, PWM, WDT
Number of I/O	118
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	264K × 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	180-TFBGA
Supplier Device Package	180-TFBGA (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc43s50fet180e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

#### 5. Block diagram



#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P1_1	R2	N1	K2	42	[2]	N; PU	I/O	<b>GPIO0[8]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_7</b> — SCTimer/PWM output 7. Match output 3 of timer 1.
							I/O	EMC_A6 — External memory address line 6.
							I/O	SGPIO8 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P1_2	R3	N2	K1	43	[2]	N; PU	I/O	<b>GPIO0[9]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_6</b> — SCTimer/PWM output 6. Match output 2 of timer 1.
							I/O	EMC_A7 — External memory address line 7.
							I/O	SGPIO9 — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
P1_3	P5	M2	J1	44	[2]		I/O	GPIO0[10] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_8</b> — SCTimer/PWM output 8. Match output 0 of timer 2.
							I/O	SGPIO10 — General purpose digital input/output pin.
							0	<b>EMC_OE</b> — LOW active Output Enable signal.
							0	<b>USB0_IND1</b> — USB0 port indicator LED control output 1.
							I/O	SSP1_MISO — Master In Slave Out for SSP1.
							-	R — Function reserved.
							0	<b>SD_RST</b> — SD/MMC reset signal for MMC4.4 card.
P1_4	Т3	P2	J2	47	[2]	N;	I/O	GPIO0[11] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_9</b> — SCTimer/PWM output 9. Match output 3 of timer 3.
							I/O	SGPI011 — General purpose digital input/output pin.
							0	<b>EMC_BLS0</b> — LOW active Byte Lane select signal 0.
							0	USB0_IND0 — USB0 port indicator LED control output 0.
							I/O	SSP1_MOSI — Master Out Slave in for SSP1.
							-	R — Function reserved.
							0	<b>SD_VOLT1</b> — SD/MMC bus voltage select output 1.

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

LPC43S50\_S30\_S20

© NXP Semiconductors N.V. 2016. All rights reserved.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
P2_8	J16	H14	C6	98	[2]	N; PU	I/O	<b>SGPI015</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> ).
							0	<b>CTOUT_0</b> — SCTimer/PWM output 0. Match output 0 of timer 0.
							I/O	<b>U3_DIR</b> — RS-485/EIA-485 output enable/direction control for USART3.
							I/O	EMC_A8 — External memory address line 8.
							I/O	GPIO5[7] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_9	H16	G14	B10	102	[2]	N; PU	I/O	<b>GPIO1[10]</b> — General purpose digital input/output pin. Boot pin (see <u>Table 5</u> .
							0	<b>CTOUT_3</b> — SCTimer/PWM output 3. Match output 3 of timer 0.
							I/O	U3_BAUD — Baud pin for USART3.
1							I/O	EMC_A0 — External memory address line 0.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_10	G16	F14	E8	104	[2]	N;	I/O	GPIO0[14] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_2</b> — SCTimer/PWM output 2. Match output 2 of timer 0.
							0	U2_TXD — Transmitter output for USART2.
							I/O	EMC_A1 — External memory address line 1.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P2_11	F16	E13	A9	105	[2]	N;	I/O	GPI01[11] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_5</b> — SCTimer/PWM output 5. Match output 3 of timer 3.
							I	U2_RXD — Receiver input for USART2.
							I/O	EMC_A2 — External memory address line 2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
								R — Function reserved.

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P5_6	T13	M11	-	63	[2]	N;	I/O	GPIO2[15] — General purpose digital input/output pin.
						PU	0	MCOB1 — Motor control PWM channel 1, output B.
							I/O	EMC_D10 — External memory data line 10.
							-	R — Function reserved.
							0	U1_TXD — Transmitter output for UART 1.
							0	T1_MAT2 — Match output 2 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P5_7	R12	N11	-	65	[2]	N;	I/O	GPIO2[7] — General purpose digital input/output pin.
						PU	0	MCOA2 — Motor control PWM channel 2, output A.
							I/O	EMC_D11 — External memory data line 11.
							-	R — Function reserved.
							I	U1_RXD — Receiver input for UART 1.
							0	T1_MAT3 — Match output 3 of timer 1.
			-	R — Function reserved.				
								R — Function reserved.
P6_0	M12	M10	H7	73	[2]	N;	-	R — Function reserved.
						PU	0	I2S0_RX_MCLK — I2S receive master clock.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	<b>I2S0_RX_SCK</b> — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I</i> <sup>2</sup> S-bus specification.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P6_1	R15	P14	G5	74	[2]	N;	I/O	GPIO3[0] — General purpose digital input/output pin.
						PU	0	<b>EMC_DYCS1</b> — SDRAM chip select 1.
							I/O	<b>U0_UCLK</b> — Serial clock input/output for USART0 in synchronous mode.
							I/O	<b>I2S0_RX_WS</b> — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the $PS$ -bus specification.
							-	R — Function reserved.
							I	T2_CAP0 — Capture input 2 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type						
P6_2	L13	K11	J9	78	[2]	N;	I/O	GPIO3[1] — General purpose digital input/output pin.					
						PU	0	EMC_CKEOUT1 — SDRAM clock enable 1.					
							I/O	<b>U0_DIR</b> — RS-485/EIA-485 output enable/direction control for USART0.					
							I/O	<b>I2S0_RX_SDA</b> — I2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the $l^2S$ -bus specification.					
							-	R — Function reserved.					
							I	T2_CAP1 — Capture input 1 of timer 2.					
							-	R — Function reserved.					
							-	R — Function reserved.					
P6_3	P15	N13	-	79	[2]	N;	I/O	GPIO3[2] — General purpose digital input/output pin.					
						PU	0	<b>USB0_PPWR</b> — VBUS drive signal (towards external charge pump or power management unit); indicates that the VBUS signal must be driven (active HIGH).					
								Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.					
							I/O	SGPIO4 — General purpose digital input/output pin.					
							0	EMC_CS1 — LOW active Chip Select 1 signal.					
							-	R — Function reserved.					
							I	T2_CAP2 — Capture input 2 of timer 2.					
							-	R — Function reserved.					
							-	R — Function reserved.					
P6_4	R16	M14	F6	80	[2]	N;	I/O	GPIO3[3] — General purpose digital input/output pin.					
						PU	I	CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.					
							0	U0_TXD — Transmitter output for USART0.					
							0	<b>EMC_CAS</b> — LOW active SDRAM Column Address Strobe.					
							-	R — Function reserved.					
							-	R — Function reserved.					
							-	R — Function reserved.					
							-	R — Function reserved.					

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
P7_4	C8	C6	-	132	[5]	N;	I/O	GPIO3[12] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_13</b> — SCTimer/PWM output 13. Match output 3 of timer 3.
							-	R — Function reserved.
							0	LCD_VD16 — LCD data.
							0	LCD_VD4 — LCD data.
							0	TRACEDATA[0] — Trace data, bit 0.
							-	R — Function reserved.
							-	R — Function reserved.
				AI	<b>ADC0_4</b> — ADC0 and ADC1, input channel 4. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.			
P7_5	A7	A7	-	133	[5]	N;	I/O	GPIO3[13] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_12</b> — SCTimer/PWM output 12. Match output 3 of timer 3.
							-	R — Function reserved.
							0	LCD_VD8 — LCD data.
							0	LCD_VD23 — LCD data.
							0	TRACEDATA[1] — Trace data, bit 1.
							-	R — Function reserved.
							-	R — Function reserved.
							AI	<b>ADC0_3</b> — ADC0 and ADC1, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
P7_6	C7	F5	-	134	[2]	N;	I/O	GPIO3[14] — General purpose digital input/output pin.
						PU	0	<b>CTOUT_11</b> — SCTimer/PWM output 1. Match output 3 of timer 2.
							-	R — Function reserved.
							0	<b>LCD_LP</b> — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
							-	R — Function reserved.
							0	TRACEDATA[2] — Trace data, bit 2.
							-	R — Function reserved.
							-	R — Function reserved.

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

#### 32-bit ARM Cortex-M4/M0 microcontroller

#### Symbol Description state TFBGA180 TFBGA100 LBGA256 LQFP144 Reset : [1] Type L5 [2] PC\_11 N; R — Function reserved. PU I. USB1\_ULPI\_DIR — ULPI link DIR signal. Controls the ULPI data line direction. U1\_DCD — Data Carrier Detect input for UART 1. Т R — Function reserved. I/O GPIO6[10] — General purpose digital input/output pin. R — Function reserved. R — Function reserved. I/O SD\_DAT4 — SD/MMC data bus line 4. PC\_12 [2] L6 N; R — Function reserved. PU R — Function reserved. O U1\_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1. R — Function reserved. GPIO6[11] — General purpose digital input/output pin. I/O SGPI011 — General purpose digital input/output pin. I/O I2S0\_TX\_SDA - I2S transmit data. It is driven by the I/O transmitter and read by the receiver. Corresponds to the signal SD in the I<sup>2</sup>S-bus specification. SD DAT5 - SD/MMC data bus line 5. I/O PC 13 M1 [2] R — Function reserved. N; PU R — Function reserved. \_ U1\_TXD — Transmitter output for UART 1. Ο R — Function reserved. GPIO6[12] — General purpose digital input/output pin. I/O SGPI012 — General purpose digital input/output pin. I/O 12S0 TX WS - Transmit Word Select. It is driven by the I/O master and received by the slave. Corresponds to the signal WS in the PS-bus specification. I/O SD DAT6 — SD/MMC data bus line 6. PC\_14 N1 [2] R — Function reserved. N; PU R — Function reserved. U1\_RXD — Receiver input for UART 1. Т R — Function reserved. GPIO6[13] — General purpose digital input/output pin. I/O I/O SGPI013 — General purpose digital input/output pin. 0 ENET\_TX\_ER — Ethernet Transmit Error (MII interface). SD\_DAT7 — SD/MMC data bus line 7. I/O

#### Table 3. Pin description ... continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

LPC43S50 S30 S20

#### 32-bit ARM Cortex-M4/M0 microcontroller

#### Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
USB0 _VDDA3V3	G3	F3	D2	17		-	-	USB 3.3 V separate power supply voltage.
USB0_VSSA _TERM	H3	G3	D3	19		-	-	Dedicated analog ground for clean reference for termination resistors.
USB0_VSSA _REF	G1	F1	F2	23		-	-	Dedicated clean analog ground for generation of reference currents and voltages.
VDDA	B4	A6	B2	137		-	-	Analog power supply and ADC reference voltage.
VBAT	B10	B9	C5	127		-	-	RTC power supply: 3.3 V on this pin supplies power to the RTC.
VDDREG	F10, F9, L8, L7	D8, E8	E4, E5, F4	94, 131, 59, 25			-	Main regulator power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.
VPP	E8	-	-	-	[12]	-	-	OTP programming voltage.
VDDIO	D7, E12, F7, F8, G10, H10, J6, J7, K7, L9, L10, N7, N13	H5, H10, K8, G10	F10, K5	5, 36, 41, 71, 77, 107, 111, 141	[12]	-	-	I/O power supply. Tie the VDDREG and VDDIO pins to a common power supply to ensure the same ramp-up time for both supply voltages.
VDD	-	-	-	-				Power supply for main regulator, I/O, and OTP.
VSS	G9, H7, J10, J11, K8	F10, D7, E6, E7, E9, K6, K9	-	-	[ <u>13]</u> [ <u>14]</u>	-	-	Ground.

#### 7.9.1 Features

- Single selection of a source.
- Signal inversion.
- Can capture a pulse if the input event source is faster than the target clock.
- Synchronization of input event and target clock.
- Single-cycle pulse generation for target.

#### 7.10 On-chip static RAM

The LPC43S50/S30/S20 support up to 200 kB local SRAM and an additional 64 kB AHB SRAM with separate bus master access for higher throughput and individual power control for low-power operation.

#### 7.11 In-System Programming (ISP)

In-System Programming (ISP) means programming or reprogramming the on-chip SRAM memory, using the boot loader software and the USART0 serial port. ISP can be performed when the part resides in the end-user board. ISP loads data into on-chip SRAM and execute code from on-chip SRAM.

#### 7.12 Boot ROM

The internal ROM memory is used to store the boot code of the LPC43S50/S30/S20. After a reset, the ARM processor will start its code execution from this memory.

The boot ROM memory includes the following features:

- The ROM memory size is 64 kB.
- Supports booting from UART interfaces and external static memory such as NOR flash, quad SPI flash, and USB0 and USB1.
- Includes API for OTP programming.
- Includes a flexible USB device stack that supports Human Interface Device (HID), Mass Storage Class (MSC), and Device Firmware Upgrade (DFU) drivers.

Several boot modes are available depending on the values of the OTP bits BOOT\_SRC. If the OTP memory is not programmed or the BOOT\_SRC bits are all zero, the boot mode is determined by the states of the boot pins P2\_9, P2\_8, P1\_2, and P1\_1.

Boot mode	BOOT_SRC bit 3	BOOT_SRC bit 2	BOOT_SRC bit 1	BOOT_SRC bit 0	Description
Pin state	0	0	0	0	Boot source is defined by the reset state of P1_1, P1_2, P2_8, and P2_9 pins. See <u>Table 5</u> .
USART0	0	0	0	1	Boot from device connected to USART0 using pins P2_0 and P2_1.
SPIFI	0	0	1	0	Boot from Quad SPI flash connected to the SPIFI interface using pins P3_3 to P3_8.
EMC 8-bit	0	0	1	1	Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.

Table 4. Boot mode when OTP BOOT\_SRC bits are programmed

All information provided in this document is subject to legal disclaimers.

- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

#### 7.17.3 SPI Flash Interface (SPIFI)

The SPI Flash Interface allows low-cost serial flash memories to be connected to the ARM Cortex-M4 processor with little performance penalty compared to parallel flash devices with higher pin count.

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Simple sequences of commands handle erasing and programming.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

#### 7.17.3.1 Features

• Interfaces to serial flash memory in the main memory map.

- Optional forwarding of received pause control frames to the user application in full-duplex operation.
- Back-pressure support for half-duplex operation.
- Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

#### 7.18 Digital serial peripherals

#### 7.18.1 UART1

The LPC43S50/S30/S20 contain one UART with standard transmit and receive data lines. UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.18.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

#### 7.18.2 USART0/2/3

The LPC43S50/S30/S20 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.18.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping
- Timer/USART inputs
- Enabling the USB controllers

In addition, the CREG block contains the part identification and part configuration information.

#### 7.22.2 System Control Unit (SCU)

The system control unit determines the function and electrical mode of the digital pins. By default function 0 is selected for all pins with pull-up enabled. For pins that support a digital and analog function, the ADC function select registers in the SCU enable the analog function.

A separate set of analog I/Os for the ADCs and the DAC as well as most USB pins are located on separate pads and are not controlled through the SCU.

In addition, the clock delay register for the SDRAM EMC\_CLK pins and the registers that select the pin interrupts are located in the SCU.

#### 7.22.3 Clock Generation Unit (CGU)

The Clock Generator Unit (CGU) generates several base clocks. The base clocks can be unrelated in frequency and phase and can have different clock sources within the CGU. One CGU base clock is routed to the CLKOUT pins. The base clock that generates the CPU clock is referred to as CCLK.

Multiple branch clocks are derived from each base clock. The branch clocks offer flexible control for power-management purposes. All branch clocks are outputs of one of two Clock Control Units (CCUs) and can be controlled independently. Branch clocks derived from the same base clock are synchronous in frequency and phase.

#### 7.22.4 Internal RC oscillator (IRC)

The IRC is used as the clock source for the WWDT and/or as the clock that drives the PLLs and the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1.5 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC43S50/S30/S20 use the IRC as the clock source. The boot loader then configures the PLL1 to provide a 96 MHz clock for the core and the PLL0USB or PLL0AUDIO as needed if an external boot source is selected.

#### 7.22.5 PLL0USB (for USB0)

PLL0 is a dedicated PLL for the USB0 High-speed controller.

PLL0 accepts an input clock frequency from an external oscillator in the range of 14 kHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The CCO operates in the range of 4.3 MHz to 550 MHz.

#### 32-bit ARM Cortex-M4/M0 microcontroller

### 8. Limiting values

#### Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)	on pin VDDREG		-0.5	3.6	V
V <sub>DD(IO)</sub>	input/output supply voltage	on pin VDDIO		-0.5	3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage (3.3 V)	on pin VDDA		-0.5	3.6	V
V <sub>BAT</sub>	battery supply voltage	on pin VBAT		-0.5	3.6	V
V <sub>prog(pf)</sub>	polyfuse programming voltage	on pin VPP		-0.5	3.6	V
VI	input voltage	only valid when $V_{DD(IO)} \ge 2.2 \text{ V}$ 5 V tolerant I/O pins	[2]	-0.5	5.5	V
		ADC/DAC pins and digital I/O pins configured for an analog function		-0.5	V <sub>DDA(3V3)</sub>	V
		USB0 pins USB0_DP; USB0_DM;USB0_VBUS		-0.3	5.25	V
		USB0 pins USB0_ID; USB0_RREF		-0.3	3.6	V
		USB1 pins USB1_DP and USB1_DM		-0.3	5.25	V
I <sub>DD</sub>	supply current	per supply pin	[3]	-	100	mA
I <sub>SS</sub>	ground current	per ground pin	[3]	-	100	mA
l <sub>latch</sub>	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)});$ T <sub>j</sub> < 125 °C		-	100	mA
T <sub>stg</sub>	storage temperature		[4]	-65	+150	°C
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption		-	1.5	W
V <sub>ESD</sub>	electrostatic discharge voltage	human body model; all pins	[5]	-2000	+2000	V

[1] The following applies to the limiting values:

a) This product includes circuitry designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

- [2] Including voltage on outputs in 3-state mode.
- [3] The peak current is limited to 25 times the corresponding maximum current.
- [4] Dependent on package type.
- [5] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.

32-bit ARM Cortex-M4/M0 microcontroller

### 10. Static characteristics

#### Table 10. Static characteristics

 $T_{amb} = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Мах	Unit
Supply pins							
V <sub>DD(IO)</sub>	input/output supply voltage			2.2	-	3.6	V
V <sub>DD(REG)(3V3)</sub>	regulator supply voltage (3.3 V)		[2]	2.2	-	3.6	V
V <sub>DDA(3V3)</sub>	analog supply voltage	on pin VDDA		2.2	-	3.6	V
	(3.3 V)	on pins USB0_VDDA3V3_ DRIVER and USB0_VDDA3V3		3.0	3.3	3.6	V
V <sub>BAT</sub>	battery supply voltage		[2]	2.2	-	3.6	V
V <sub>prog(pf)</sub>	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	3.6	V
I <sub>prog(pf)</sub>	polyfuse programming current	on pin VPP; OTP programming time ≤ 1.6 ms		-	-	30	mA
I <sub>DD(REG)(3V3)</sub>	regulator supply current (3.3 V)	Active mode; M0-core in reset; code					
		while(1){}					
		executed from RAM; all peripherals disabled; PLL1 enabled					
		CCLK = 12 MHz	[4]	-	6.6	-	mA
		CCLK = 60 MHz	[4]		25.3	-	mA
		CCLK = 120 MHz	[4]	-	48.4	-	mA
		CCLK = 180 MHz	[4]	-	72.0	-	mA
		CCLK = 204 MHz	[4]	-	81.5	-	mA
I <sub>DD(REG)(3V3)</sub>	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; M0 core in reset					
		sleep mode	[4][5]	-	5.0	-	mA
		deep-sleep mode	[4]	-	30	-	μA
		power-down mode	[4]	-	15	-	μA
		deep power-down mode	[4][6]	-	0.03	-	μΑ
		deep power-down mode; VBAT floating	<u>[4]</u> _	-	2	-	μA
I <sub>BAT</sub>	battery supply current	active mode; $V_{BAT} = 3.2 V$ ; $V_{DD(REG)(3V3)} = 3.6 V$ .	[7]	-	0	-	nA

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
I <sub>BAT</sub>	battery supply current	V <sub>DD(REG)(3V3)</sub> = 3.3 V; V <sub>BAT</sub> = 3.6 V	[8]				
		deep-sleep mode		-	2	-	μA
		power-down mode	[8]	-	2	-	μA
		deep power-down mode	[8]	-	2	-	μA
I <sub>DD(IO)</sub>	I/O supply current	deep sleep mode	-	-	1	-	μA
(-)		power-down mode	-	-	1	-	μA
		deep power-down mode	[9]	-	0.05	-	μA
I <sub>DDA</sub>	Analog supply current	on pin VDDA;	[11]	-	0.4	-	
		deep sleep mode					μA
		power-down mode	[11]	-	0.4	-	μA
		deep power-down mode	[11]	-	0.007	-	μA
RESET,RTC	_ALARM, WAKEUPn pins						
V <sub>IH</sub>	HIGH-level input voltage		[10]	0.8 × (V <sub>ps</sub> – 0.35)	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		[10]	0	-	0.3 × (V <sub>ps</sub> – 0.1)	V
V <sub>hys</sub>	hysteresis voltage		[10]	$0.05 \times (V_{ps} - 0.35)$	-	-	V
Vo	output voltage		[10]	-	V <sub>ps</sub> - 0.2	-	V
Standard I/C	D pins - normal drive strengt	h		I			
CI	input capacitance			-	-	2	pF
ILL	LOW-level leakage current	V <sub>I</sub> = 0 V; on-chip pull-up resistor disabled		-	3	-	nA
I <sub>LH</sub>	HIGH-level leakage current	V <sub>I</sub> = V <sub>DD(IO)</sub> ; on-chip pull-down resistor disabled		-	3	-	nA
		V <sub>I</sub> = 5 V		-	-	20	nA
I <sub>OZ</sub>	OFF-state output current	$V_O = 0 V$ to $V_{DD(IO)}$ ; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
VI	input voltage	pin configured to provide a digital function;		0	-	5.5	V
		$V_{DD(IO)} \ge 2.2 \text{ V}$ $V_{DD(IO)} = 0 \text{ V}$		0		3.6	V
M		(-)		0	-		V
Vo	output voltage	output active			-	V <sub>DD(IO)</sub>	
V <sub>IH</sub>	HIGH-level input voltage			$0.7 \times V_{DD(IO)}$	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage			0	-	$0.3 \times V_{DD(IO)}$	V
V <sub>hys</sub>	hysteresis voltage			0.1 × V <sub>DD(IO)</sub>	-	-	V

#### Table 10. Static characteristics ... continued

Product data sheet

LPC43S50\_S30\_S20

All information provided in this document is subject to legal disclaimers.

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
ILI	input leakage current	$V_{I} = V_{DD(IO)}$	[13]	-	4.5	-	μA
		V <sub>I</sub> = 5 V		-	-	10	μA
Oscillator pi	ns			1			
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1			-0.5	-	1.2	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2			-0.5	-	1.2	V
C <sub>io</sub>	input/output capacitance		[17]	-	-	0.8	pF
USB0 pins <sup>[1]</sup>	8]			1		L	
VI	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(IO)} \ge 2.2 \text{ V}$		0	-	5.25	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
R <sub>pd</sub>	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ
V <sub>IC</sub>	common-mode input	high-speed mode		-50	200	500	mV
	voltage	full-speed/low-speed mode		800	-	2500	mV
		chirp mode		-50	-	600	mV
V <sub>i(dif)</sub>	differential input voltage			100	400	1100	mV
USB1 pins (	USB1_DP/USB1_DM) <sup>[18]</sup>			1		I	
I <sub>OZ</sub>	OFF-state output current	0 V < V <sub>I</sub> < 3.3 V	[18]	-	-	±10	μΑ
V <sub>BUS</sub>	bus supply voltage		[19]	-	-	5.25	V
V <sub>DI</sub>	differential input sensitivity voltage	(D+) - (D-)		0.2	-	-	V
V <sub>CM</sub>	differential common mode voltage range	includes V <sub>DI</sub> range		0.8	-	2.5	V
V <sub>th(rs)se</sub>	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V <sub>OL</sub>	LOW-level output voltage for low-/full-speed	$R_L$ of 1.5 k $\Omega$ to 3.6 V		-	-	0.18	V
V <sub>OH</sub>	HIGH-level output voltage (driven) for low-/full-speed	$R_L$ of 15 k $\Omega$ to GND		2.8	-	3.5	V
C <sub>trans</sub>	transceiver capacitance	pin to GND		-	-	20	pF
Z <sub>DRV</sub>	driver output impedance for driver which is not high-speed capable	with 33 $\Omega$ series resistor; steady state drive	[20]	36	-	44.1	Ω

### Table 10. Static characteristics ...continued T 10 % to : 25 % unloss otherwise appointed

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

The recommended operating condition for the battery supply is  $V_{DD(REG)(3V3)} > V_{BAT} + 0.2$  V. See Figure 18. [2]

LPC43S50\_S30\_S20 Product data sheet


94 of 156

#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t <sub>su(D)</sub>	data input set-up time			2	-	-	ns
t <sub>h(D)</sub>	data input hold time		[1]	T <sub>SGPIO</sub> + 2	-	-	ns
t <sub>su(D)</sub>	data input set-up time	sampled by SGPIO_CLOCK	[1]	T <sub>SGPIO</sub> + 2	-	-	ns
t <sub>h(D)</sub>	data input hold time	sampled by SGPIO_CLOCK	[1]	T <sub>SGPIO</sub> + 2	-	-	ns
t <sub>v(Q)</sub>	data output valid time		[1]	-	-	2 x T <sub>SGPIO</sub>	ns
t <sub>h(Q)</sub>	data output hold time		[1]	T <sub>SGPIO</sub>	-		ns
t <sub>v(Q)</sub>	data output valid time	sampled by SGPIO_CLOCK	[1]	-3	-	3	ns
t <sub>h(Q)</sub>	data output hold time	sampled by SGPIO_CLOCK	<u>[1]</u>	-3	-	3	ns

Table 26. Dynamic characteristics: SGPIO  $T_{amb} = -40 \ ^{\circ}C$  to +85  $\ ^{\circ}C$ ; 2.2 V  $\leq V_{DD(REG)(3V3)} \leq 3.6 \ V$ ; 2.7 V  $\leq V_{DD(IO)} \leq 3.6 \ V$ . Simulated values.

[1] SGPIO\_CLOCK is the internally generated SGPIO clock.  $T_{SGPIO} = 1/f_{SGPIO_CLOCK}$ .



#### 32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
High-spe	ed mode						
P <sub>cons</sub>	power consumption		[2]	-	68	-	mW
I <sub>DDA(3V3)</sub>	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;	[3]				
		total supply current		-	18	-	mA
		during transmit		-	31	-	mA
		during receive		-	14	-	mA
		with driver tri-stated		-	14	-	mA
I <sub>DDD</sub>	digital supply current			-	7	-	mA
Full-spee	ed/low-speed mode						
P <sub>cons</sub>	power consumption		[2]	-	15	-	mW
I <sub>DDA(3V3)</sub>	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;					
		total supply current		-	3.5	-	mA
		during transmit		-	5	-	mA
		during receive		-	3	-	mA
		with driver tri-stated		-	3	-	mA
I <sub>DDD</sub>	digital supply current			-	3	-	mA
Suspend	mode						
I <sub>DDA(3V3)</sub>	analog supply current (3.3 V)			-	24	-	μA
		with driver tri-stated		-	24	-	μA
		with OTG functionality enabled		-	3	-	mA
I <sub>DDD</sub>	digital supply current			-	30	-	μA
VBUS de	tector outputs				1	1	
V <sub>th</sub>	threshold voltage	for VBUS valid		4.4	-	-	V
		for session end		0.2	-	0.8	V
		for A valid		0.8	-	2	V
		for B valid		2	-	4	V
V <sub>hys</sub>	hysteresis voltage	for session end		-	150	10	mV
		A valid		-	200	10	mV
		B valid		-	200	10	mV

#### Table 31. Static characteristics: USB0 PHY pins<sup>[1]</sup>

[1] Characterized but not implemented as production test.

[2] Total average power consumption.

[3] The driver is active only 20 % of the time.


#### 11.17 Ethernet

**Remark:** The timing characteristics of the ENET\_MDC and ENET\_MDIO signals comply with the *IEEE standard 802.3*.


#### **NXP Semiconductors**

### LPC43S50/S30/S20

32-bit ARM Cortex-M4/M0 microcontroller



32-bit ARM Cortex-M4/M0 microcontroller



#### 13.6 Reset pin configuration

