




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                               |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                        |
| Core Processor             | HC08                                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                                         |
| Speed                      | 8MHz                                                                                                                                          |
| Connectivity               | SCI, SPI                                                                                                                                      |
| Peripherals                | LVD, POR, PWM                                                                                                                                 |
| Number of I/O              | 37                                                                                                                                            |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                             |
| RAM Size                   | 512 x 8                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                   |
| Data Converters            | A/D 24x10b                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                       |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc908gr32acfae">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mc908gr32acfae</a> |

## Chapter 4

### Clock Generator Module (CGM)

|        |                                                            |    |
|--------|------------------------------------------------------------|----|
| 4.1    | Introduction . . . . .                                     | 71 |
| 4.2    | Features . . . . .                                         | 71 |
| 4.3    | Functional Description . . . . .                           | 71 |
| 4.3.1  | Crystal Oscillator Circuit . . . . .                       | 73 |
| 4.3.2  | Phase-Locked Loop Circuit (PLL) . . . . .                  | 73 |
| 4.3.3  | PLL Circuits . . . . .                                     | 73 |
| 4.3.4  | Acquisition and Tracking Modes . . . . .                   | 74 |
| 4.3.5  | Manual and Automatic PLL Bandwidth Modes . . . . .         | 74 |
| 4.3.6  | Programming the PLL . . . . .                              | 75 |
| 4.3.7  | Special Programming Exceptions . . . . .                   | 77 |
| 4.3.8  | Base Clock Selector Circuit . . . . .                      | 77 |
| 4.3.9  | CGM External Connections . . . . .                         | 78 |
| 4.4    | I/O Signals . . . . .                                      | 78 |
| 4.4.1  | Crystal Amplifier Input Pin (OSC1) . . . . .               | 79 |
| 4.4.2  | Crystal Amplifier Output Pin (OSC2) . . . . .              | 79 |
| 4.4.3  | External Filter Capacitor Pin (CGMXFC) . . . . .           | 79 |
| 4.4.4  | PLL Analog Power Pin ( $V_{DDA}$ ) . . . . .               | 79 |
| 4.4.5  | PLL Analog Ground Pin ( $V_{SSA}$ ) . . . . .              | 79 |
| 4.4.6  | Oscillator Enable Signal (SIMOSCEN) . . . . .              | 79 |
| 4.4.7  | Oscillator Enable in Stop Mode Bit (OSCENINSTOP) . . . . . | 79 |
| 4.4.8  | Crystal Output Frequency Signal (CGMXCLK) . . . . .        | 79 |
| 4.4.9  | CGM Base Clock Output (CGMOUT) . . . . .                   | 80 |
| 4.4.10 | CGM CPU Interrupt (CGMINT) . . . . .                       | 80 |
| 4.5    | CGM Registers . . . . .                                    | 80 |
| 4.5.1  | PLL Control Register . . . . .                             | 81 |
| 4.5.2  | PLL Bandwidth Control Register . . . . .                   | 82 |
| 4.5.3  | PLL Multiplier Select Register High . . . . .              | 83 |
| 4.5.4  | PLL Multiplier Select Register Low . . . . .               | 84 |
| 4.5.5  | PLL VCO Range Select Register . . . . .                    | 84 |
| 4.6    | Interrupts . . . . .                                       | 85 |
| 4.7    | Special Modes . . . . .                                    | 85 |
| 4.7.1  | Wait Mode . . . . .                                        | 85 |
| 4.7.2  | Stop Mode . . . . .                                        | 86 |
| 4.7.3  | CGM During Break Interrupts . . . . .                      | 86 |
| 4.8    | Acquisition/Lock Time Specifications . . . . .             | 86 |
| 4.8.1  | Acquisition/Lock Time Definitions . . . . .                | 86 |
| 4.8.2  | Parametric Influences on Reaction Time . . . . .           | 86 |
| 4.8.3  | Choosing a Filter . . . . .                                | 87 |

## Chapter 5

### Configuration Register (CONFIG)

|     |                                  |    |
|-----|----------------------------------|----|
| 5.1 | Introduction . . . . .           | 89 |
| 5.2 | Functional Description . . . . . | 89 |

## Table of Contents

|        |                                                         |     |
|--------|---------------------------------------------------------|-----|
| 20.9   | Clock Generation Module (CGM) Characteristics . . . . . | 284 |
| 20.9.1 | CGM Operating Conditions . . . . .                      | 284 |
| 20.9.2 | CGM Component Information . . . . .                     | 284 |
| 20.9.3 | CGM Acquisition/Lock Time Information . . . . .         | 285 |
| 20.10  | 5.0-Volt ADC Characteristics . . . . .                  | 286 |
| 20.11  | 3.3-Volt ADC Characteristics . . . . .                  | 287 |
| 20.12  | 5.0-Volt SPI Characteristics . . . . .                  | 288 |
| 20.13  | 3.3-Volt SPI Characteristics . . . . .                  | 289 |
| 20.14  | Timer Interface Module Characteristics . . . . .        | 292 |
| 20.15  | Memory Characteristics . . . . .                        | 293 |

## Chapter 21

### Ordering Information and Mechanical Specifications

|      |                              |     |
|------|------------------------------|-----|
| 21.1 | Introduction . . . . .       | 295 |
| 21.2 | MC Order Numbers . . . . .   | 295 |
| 21.3 | Package Dimensions . . . . . | 295 |

## Appendix A

### MC68HC908GR48A

|     |                                |     |
|-----|--------------------------------|-----|
| A.1 | Introduction . . . . .         | 305 |
| A.2 | Block Diagram . . . . .        | 305 |
| A.3 | Memory . . . . .               | 305 |
| A.4 | Ordering Information . . . . . | 308 |

## Appendix B

### MC68HC908GR32A

|     |                                |     |
|-----|--------------------------------|-----|
| B.1 | Introduction . . . . .         | 309 |
| B.2 | Block Diagram . . . . .        | 309 |
| B.3 | Memory . . . . .               | 309 |
| B.4 | Ordering Information . . . . . | 312 |

## General Description

PTF3–PTF0 are general-purpose, bidirectional I/O port pins that contain higher current sink/source capability.

PTF7–PTF0 are only available on the 64-pin QFP package. See Chapter 17 Timer Interface Module (TIM1), Chapter 18 Timer Interface Module (TIM2), and Chapter 12 Input/Output (I/O) Ports.

### 1.5.14 Port G I/O Pins (PTG7/AD23–PTBG0/AD16)

PTG7–PTG0 are general-purpose, bidirectional I/O port pins that can also be used for analog-to-digital converter (ADC) inputs. PTG7–PTG0 are only available on the 64-pin QFP package. See Chapter 12 Input/Output (I/O) Ports and Chapter 3 Analog-to-Digital Converter (ADC).

### 1.5.15 Unused Pin Termination

Input pins and I/O port pins that are not used in the application must be terminated. This prevents excess current caused by floating inputs, and enhances immunity during noise or transient events. Termination methods include:

1. Configuring unused pins as outputs and driving high or low;
2. Configuring unused pins as inputs and enabling internal pull-ups;
3. Configuring unused pins as inputs and using external pull-up or pull-down resistors.

Never connect unused pins directly to  $V_{DD}$  or  $V_{SS}$ .

Since some general-purpose I/O pins are not available on all packages, these pins must be terminated as well. Either method 1 or 2 above are appropriate.

| Addr.                          | Register Name                                                          |        | Bit 7                                  | 6               | 5    | 4            | 3    | 2              | 1     | Bit 0 |
|--------------------------------|------------------------------------------------------------------------|--------|----------------------------------------|-----------------|------|--------------|------|----------------|-------|-------|
| \$FF80                         | FLASH-1 Block Protect Register (FL1BPR) <sup>(1)</sup><br>See page 43. | Read:  | BPR7                                   | BPR6            | BPR5 | BPR4         | BPR3 | BPR2           | BPR1  | BPR0  |
|                                |                                                                        | Write: |                                        |                 |      |              |      |                |       |       |
|                                |                                                                        | Reset: | Unaffected by reset                    |                 |      |              |      |                |       |       |
| \$FF81                         | FLASH-2 Block Protect Register (FL2BPR) <sup>(1)</sup><br>See page 51. | Read:  | BPR7                                   | BPR6            | BPR5 | BPR4         | BPR3 | BPR2           | BPR1  | BPR0  |
|                                |                                                                        | Write: |                                        |                 |      |              |      |                |       |       |
|                                |                                                                        | Reset: | Unaffected by reset                    |                 |      |              |      |                |       |       |
| 1. Non-volatile FLASH register |                                                                        |        |                                        |                 |      |              |      |                |       |       |
| \$FF88                         | FLASH-1 Control Register (FL1CR)<br>See page 42.                       | Read:  | 0                                      | 0               | 0    | 0            | HVEN | MASS           | ERASE | PGM   |
|                                |                                                                        | Write: |                                        |                 |      |              |      |                |       |       |
|                                |                                                                        | Reset: | 0                                      | 0               | 0    | 0            | 0    | 0              | 0     | 0     |
| \$FFFF                         | COP Control Register (COPCTL)<br>See page 95.                          | Read:  | Low byte of reset vector               |                 |      |              |      |                |       |       |
|                                |                                                                        | Write: | Writing clears COP counter (any value) |                 |      |              |      |                |       |       |
|                                |                                                                        | Reset: | Unaffected by reset                    |                 |      |              |      |                |       |       |
|                                |                                                                        |        |                                        | = Unimplemented |      | R = Reserved |      | U = Unaffected |       |       |

Figure 2-2. Control, Status, and Data Registers (Sheet 9 of 9)

Table 2-1. Vector Addresses

| Vector Priority | Vector            | Address               | Vector                                |
|-----------------|-------------------|-----------------------|---------------------------------------|
| Lowest<br>      | IF24              | \$FFCC                | TIM2 Channel 5 Vector (High)          |
|                 |                   | \$FFCD                | TIM2 Channel 5 Vector (Low)           |
|                 | IF23              | \$FFCE                | TIM2 Channel 4 Vector (High)          |
|                 |                   | \$FFCF                | TIM2 Channel 4 Vector (Low)           |
|                 | IF22              | \$FFD0                | TIM2 Channel 3 Vector (High)          |
|                 |                   | \$FFD1                | TIM2 Channel 3 Vector (Low)           |
|                 | IF21              | \$FFD2                | TIM2 Channel 2 Vector (High)          |
|                 |                   | \$FFD3                | TIM2 Channel 2 Vector (Low)           |
|                 | IF20<br>↓<br>IF17 | \$FFD4<br>↓<br>\$FFDB | Reserved                              |
|                 | IF16              | \$FFDC                | Timebase Vector (High)                |
|                 |                   | \$FFDD                | Timebase Vector (Low)                 |
|                 | IF15              | \$FFDE                | ADC Conversion Complete Vector (High) |
|                 |                   | \$FFDF                | ADC Conversion Complete Vector (Low)  |

Continued on next page

**Table 4-5. Example Filter Component Values**

| $f_{RCLK}$ | $C_{F1}$ | $C_{F2}$ | $R_{F1}$ | $C_F$  |
|------------|----------|----------|----------|--------|
| 1 MHz      | 8.2 nF   | 820 pF   | 2k       | 18 nF  |
| 2 MHz      | 4.7 nF   | 470 pF   | 2k       | 6.8 nF |
| 3 MHz      | 3.3 nF   | 330 pF   | 2k       | 5.6 nF |
| 4 MHz      | 2.2 nF   | 220 pF   | 2k       | 4.7 nF |
| 5 MHz      | 1.8 nF   | 180 pF   | 2k       | 3.9 nF |
| 6 MHz      | 1.5 nF   | 150 pF   | 2k       | 3.3 nF |
| 7 MHz      | 1.2 nF   | 120 pF   | 2k       | 2.7 nF |
| 8 MHz      | 1 nF     | 100 pF   | 2k       | 2.2 nF |

## Chapter 5

# Configuration Register (CONFIG)

### 5.1 Introduction

This section describes the configuration registers, CONFIG1 and CONFIG2. The configuration registers enable or disable these options:

- Stop mode recovery time (32 CGMXCLK cycles or 4096 CGMXCLK cycles)
- COP timeout period (262,128 or 8176 CGMXCLK cycles)
- STOP instruction
- Computer operating properly module (COP)
- Low-voltage inhibit (LVI) module control and voltage trip point selection
- Enable/disable the oscillator (OSC) during stop mode
- Enable/disable an extra divide by 128 prescaler in timebase module
- Selectable clockout (MCLK) feature with divide by 1, 2, and 4 of the bus or crystal frequency
- Timebase clock select

### 5.2 Functional Description

The configuration registers are used in the initialization of various options. The configuration registers can be written once after each reset. All of the configuration register bits are cleared during reset. Since the various options affect the operation of the microcontroller unit (MCU), it is recommended that these registers be written immediately after reset. The configuration registers are located at \$001E and \$001F and may be read at anytime.

#### **NOTE**

*On a FLASH device, the options except LVI5OR3 are one-time writable by the user after each reset. This bit is one-time writable by the user only after each POR (power-on reset). The CONFIG registers are not in the FLASH memory but are special registers containing one-time writable latches after each reset. Upon a reset, the CONFIG registers default to predetermined settings as shown in Figure 5-1 and Figure 5-2.*

# Chapter 6


## Computer Operating Properly (COP) Module

### 6.1 Introduction

The computer operating properly (COP) module contains a free-running counter that generates a reset if allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the CONFIG register.

### 6.2 Functional Description

Figure 6-1 shows the structure of the COP module.



**Figure 6-1. COP Block Diagram**





## Chapter 10

# Low-Power Modes

### 10.1 Introduction

The microcontroller (MCU) may enter two low-power modes: wait mode and stop mode. They are common to all HC08 MCUs and are entered through instruction execution. This section describes how each module acts in the low-power modes.

#### 10.1.1 Wait Mode

The WAIT instruction puts the MCU in a low-power standby mode in which the central processor unit (CPU) clock is disabled but the bus clock continues to run. Power consumption can be further reduced by disabling the low-voltage inhibit (LVI) module through bits in the CONFIG1 register. See Chapter 5 Configuration Register (CONFIG).

#### 10.1.2 Stop Mode

Stop mode is entered when a STOP instruction is executed. The CPU clock is disabled and the bus clock is disabled if the OSCENINSTOP bit in the CONFIG2 register is a 0. See Chapter 5 Configuration Register (CONFIG).

### 10.2 Analog-to-Digital Converter (ADC)

#### 10.2.1 Wait Mode

The analog-to-digital converter (ADC) continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting ADCH4–ADCH0 bits in the ADC status and control register before executing the WAIT instruction.

#### 10.2.2 Stop Mode

The ADC module is inactive after the execution of a STOP instruction. Any pending conversion is aborted. ADC conversions resume when the MCU exits stop mode after an external interrupt. Allow one conversion cycle to stabilize the analog circuitry.

### 10.3 Break Module (BRK)

#### 10.3.1 Wait Mode

The break (BRK) module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if the SBSW bit in the break status register is set.

#### 10.3.2 Stop Mode

The break module is inactive in stop mode. The STOP instruction does not affect break module register states.

Table 12-1. Port Control Register Bits Summary (Continued)

| Port | Bit | DDR   | Module Control |             | Module Control |   | Pin                         |
|------|-----|-------|----------------|-------------|----------------|---|-----------------------------|
| C    | 0   | DDRC0 |                |             | —              | — | PTC0                        |
|      | 1   | DDRC1 |                |             |                |   | PTC1                        |
|      | 2   | DDRC2 |                |             |                |   | PTC2                        |
|      | 3   | DDRC3 |                |             |                |   | PTC3                        |
|      | 4   | DDRC4 |                |             |                |   | PTC4                        |
|      | 5   | DDRC5 |                |             |                |   | PTC5                        |
|      | 6   | DDRC6 |                |             |                |   | PTC6                        |
| D    | 0   | DDRD0 | SPI            | SPE         | —              | — | PTD0/ $\overline{SS}$ /MCLK |
|      | 1   | DDRD1 |                |             |                |   | PTD1/MISO                   |
|      | 2   | DDRD2 |                |             |                |   | PTD2/MOSI                   |
|      | 3   | DDRD3 |                |             |                |   | PTD3/SPSCK                  |
|      | 4   | DDRD4 | TIM1           | ELS0B:ELS0A |                |   | PTD4/T1CH0                  |
|      | 5   | DDRD5 |                | ELS1B:ELS1A |                |   | PTD5/T1CH1                  |
|      | 6   | DDRD6 | TIM2           | ELS0B:ELS0A |                |   | PTD6/T2CH0                  |
|      | 7   | DDRD7 |                | ELS1B:ELS1A |                |   | PTD7/T2CH1                  |
| E    | 0   | DDRE0 | SCI            | ENSCI       | —              | — | PTE0/TxD                    |
|      | 1   | DDRE1 |                |             |                |   | PTE1/RxD                    |
|      | 2   | DDRE2 |                |             |                |   | PTE2                        |
|      | 3   | DDRE3 |                |             |                |   | PTE3                        |
|      | 4   | DDRE4 |                |             |                |   | PTE4                        |
|      | 5   | DDRE5 |                |             |                |   | PTE5                        |
| F    | 0   | DDRF0 |                |             | —              | — | PTF0                        |
|      | 1   | DDRF1 |                |             |                |   | PTF1                        |
|      | 2   | DDRF2 |                |             |                |   | PTF2                        |
|      | 3   | DDRF3 |                |             |                |   | PTF3                        |
|      | 4   | DDRF4 | TIM2           | ELS2B:ELS2A |                |   | PTF4/T2CH2                  |
|      | 5   | DDRF5 |                | ELS3B:ELS3A |                |   | PTF5/T2CH3                  |
|      | 6   | DDRF6 |                | ELS4B:ELS4A |                |   | PTF6/T2CH4                  |
|      | 7   | DDRF7 |                | ELS5B:ELS5A |                |   | PTF7/T2CH5                  |
| G    | 0   | DDRG0 | ADC            | ADCH[23:16] | —              | — | PTG0/AD16                   |
|      | 1   | DDRG1 |                |             |                |   | PTG1/AD17                   |
|      | 2   | DDRG2 |                |             |                |   | PTG2/AD18                   |
|      | 3   | DDRG3 |                |             |                |   | PTG3/AD19                   |
|      | 4   | DDRG4 |                |             |                |   | PTG4/AD20                   |
|      | 5   | DDRG5 |                |             |                |   | PTG5/AD21                   |
|      | 6   | DDRG6 |                |             |                |   | PTG6/AD22                   |
|      | 7   | DDRG7 |                |             |                |   | PTG7/AD23                   |

Table 12-2. Port A Pin Functions

| PTAPUE Bit | DDRA Bit | PTA Bit          | I/O Pin Mode                          | Accesses to DDRA | Accesses to PTA |                          |
|------------|----------|------------------|---------------------------------------|------------------|-----------------|--------------------------|
|            |          |                  |                                       | Read/Write       | Read            | Write                    |
| 1          | 0        | X <sup>(1)</sup> | Input, V <sub>DD</sub> <sup>(2)</sup> | DDRA7–DDRA0      | Pin             | PTA7–PTA0 <sup>(3)</sup> |
| 0          | 0        | X                | Input, Hi-Z <sup>(4)</sup>            | DDRA7–DDRA0      | Pin             | PTA7–PTA0 <sup>(3)</sup> |
| X          | 1        | X                | Output                                | DDRA7–DDRA0      | PTA7–PTA0       | PTA7–PTA0                |

1. X = Don't care

2. I/O pin pulled up to V<sub>DD</sub> by internal pullup device

3. Writing affects data register, but does not affect input.

4. Hi-Z = High impedance

### 12.3.3 Port A Input Pullup Enable Register

The port A input pullup enable register (PTAPUE) contains a software configurable pullup device for each of the eight port A pins. Each bit is individually configurable and requires that the data direction register, DDRA, bit be configured as an input. Each pullup is automatically and dynamically disabled when a port bit's DDRA is configured for output mode.

#### NOTE

*Pullup or pulldown resistors are automatically selected for keyboard interrupt pins depending on the bit settings in the keyboard interrupt polarity register (INTKBIPR) see 9.7.3 Keyboard Interrupt Polarity Register.*

|          |         |         |         |         |         |         |         |         |
|----------|---------|---------|---------|---------|---------|---------|---------|---------|
| Address: | \$000D  |         |         |         |         |         |         |         |
|          | Bit 7   | 6       | 5       | 4       | 3       | 2       | 1       | Bit 0   |
| Read:    | PTAPUE7 | PTAPUE6 | PTAPUE5 | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE1 | PTAPUE0 |
| Write:   |         |         |         |         |         |         |         |         |
| Reset:   | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

Figure 12-5. Port A Input Pullup Enable Register (PTAPUE)

#### PTAPUE7–PTAPUE0 — Port A Input Pullup Enable Bits

These writable bits are software programmable to enable pullup devices on an input port bit.

1 = Corresponding port A pin configured to have internal pullup

0 = Corresponding port A pin has internal pullup disconnected

## Enhanced Serial Communications Interface (ESCI) Module

- Enables the transmitter
- Enables the receiver
- Enables ESCI wakeup
- Transmits ESCI break characters

Address: \$0014

|        | Bit 7 | 6    | 5     | 4    | 3  | 2  | 1   | Bit 0 |
|--------|-------|------|-------|------|----|----|-----|-------|
| Read:  | SCTIE | TCIE | SCRIE | ILIE | TE | RE | RWU | SBK   |
| Write: |       |      |       |      |    |    |     |       |
| Reset: | 0     | 0    | 0     | 0    | 0  | 0  | 0   | 0     |

**Figure 13-11. ESCI Control Register 2 (SCC2)**

### SCTIE — ESCI Transmit Interrupt Enable Bit

This read/write bit enables the SCTE bit to generate ESCI transmitter CPU interrupt requests. Setting the SCTIE bit in SCC2 enables the SCTE bit to generate CPU interrupt requests. Reset clears the SCTIE bit.

- 1 = SCTE enabled to generate CPU interrupt
- 0 = SCTE not enabled to generate CPU interrupt

### TCIE — Transmission Complete Interrupt Enable Bit

This read/write bit enables the TC bit to generate ESCI transmitter CPU interrupt requests. Reset clears the TCIE bit.

- 1 = TC enabled to generate CPU interrupt requests
- 0 = TC not enabled to generate CPU interrupt requests

### SCRIE — ESCI Receive Interrupt Enable Bit

This read/write bit enables the SCRF bit to generate ESCI receiver CPU interrupt requests. Setting the SCRIE bit in SCC2 enables the SCRF bit to generate CPU interrupt requests. Reset clears the SCRIE bit.

- 1 = SCRF enabled to generate CPU interrupt
- 0 = SCRF not enabled to generate CPU interrupt

### ILIE — Idle Line Interrupt Enable Bit

This read/write bit enables the IDLE bit to generate ESCI receiver CPU interrupt requests. Reset clears the ILIE bit.

- 1 = IDLE enabled to generate CPU interrupt requests
- 0 = IDLE not enabled to generate CPU interrupt requests

### TE — Transmitter Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 1s from the transmit shift register to the TxD pin. If software clears the TE bit, the transmitter completes any transmission in progress before the TxD returns to the idle condition (high). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit.

- 1 = Transmitter enabled
- 0 = Transmitter disabled

### NOTE

*Writing to the TE bit is not allowed when the enable ESCI bit (ENSCI) is clear. ENSCI is in ESCI control register 1.*

### SCP1 and SCP0 — ESCI Baud Rate Register Prescaler Bits

These read/write bits select the baud rate register prescaler divisor as shown in Table 13-7. Reset clears SCP1 and SCP0.

**Table 13-7. ESCI Baud Rate Prescaling**

| SCP[1:0] | Baud Rate Register Prescaler Divisor (BPD) |
|----------|--------------------------------------------|
| 0 0      | 1                                          |
| 0 1      | 3                                          |
| 1 0      | 4                                          |
| 1 1      | 13                                         |

### SCR2–SCR0 — ESCI Baud Rate Select Bits

These read/write bits select the ESCI baud rate divisor as shown in Table 13-8. Reset clears SCR2–SCR0.

**Table 13-8. ESCI Baud Rate Selection**

| SCR[2:1:0] | Baud Rate Divisor (BD) |
|------------|------------------------|
| 0 0 0      | 1                      |
| 0 0 1      | 2                      |
| 0 1 0      | 4                      |
| 0 1 1      | 8                      |
| 1 0 0      | 16                     |
| 1 0 1      | 32                     |
| 1 1 0      | 64                     |
| 1 1 1      | 128                    |

### 13.8.8 ESCI Prescaler Register

The ESCI prescaler register (SCPSC) together with the ESCI baud rate register selects the baud rate for both the receiver and the transmitter.

#### NOTE

*There are two prescalers available to adjust the baud rate. One in the ESCI baud rate register and one in the ESCI prescaler register.*

Address: \$0009

Bit 7

6

5

4

3

2

1

Bit 0

Read:

Write:

Reset:

PDS2

PDS1

PDS0

PSSB4

PSSB3

PSSB2

PSSB1

PSSB0

0

0

0

0

0

0

0

0

**Figure 13-18. ESCI Prescaler Register (SCPSC)**


Table 13-11. ESCI Baud Rate Selection Examples

| PDS[2:1:0] | PSSB[4:3:2:1:0] | SCP[1:0] | Prescaler Divisor (BPD) | SCR[2:1:0] | Baud Rate Divisor (BD) | Baud Rate ( $f_{\text{Bus}} = 4.9152 \text{ MHz}$ ) |
|------------|-----------------|----------|-------------------------|------------|------------------------|-----------------------------------------------------|
| 0 0 0      | X X X X X       | 0 0      | 1                       | 0 0 0      | 1                      | 76,800                                              |
| 1 1 1      | 0 0 0 0 0       | 0 0      | 1                       | 0 0 0      | 1                      | 9600                                                |
| 1 1 1      | 0 0 0 0 1       | 0 0      | 1                       | 0 0 0      | 1                      | 9562.65                                             |
| 1 1 1      | 0 0 0 1 0       | 0 0      | 1                       | 0 0 0      | 1                      | 9525.58                                             |
| 1 1 1      | 1 1 1 1 1       | 0 0      | 1                       | 0 0 0      | 1                      | 8563.07                                             |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 0 0 1      | 2                      | 38,400                                              |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 0 1 0      | 4                      | 19,200                                              |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 0 1 1      | 8                      | 9600                                                |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 1 0 0      | 16                     | 4800                                                |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 1 0 1      | 32                     | 2400                                                |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 1 1 0      | 64                     | 1200                                                |
| 0 0 0      | X X X X X       | 0 0      | 1                       | 1 1 1      | 128                    | 600                                                 |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 0 0 0      | 1                      | 25,600                                              |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 0 0 1      | 2                      | 12,800                                              |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 0 1 0      | 4                      | 6400                                                |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 0 1 1      | 8                      | 3200                                                |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 1 0 0      | 16                     | 1600                                                |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 1 0 1      | 32                     | 800                                                 |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 1 1 0      | 64                     | 400                                                 |
| 0 0 0      | X X X X X       | 0 1      | 3                       | 1 1 1      | 128                    | 200                                                 |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 0 0 0      | 1                      | 19,200                                              |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 0 0 1      | 2                      | 9600                                                |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 0 1 0      | 4                      | 4800                                                |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 0 1 1      | 8                      | 2400                                                |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 1 0 0      | 16                     | 1200                                                |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 1 0 1      | 32                     | 600                                                 |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 1 1 0      | 64                     | 300                                                 |
| 0 0 0      | X X X X X       | 1 0      | 4                       | 1 1 1      | 128                    | 150                                                 |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 0 0 0      | 1                      | 5908                                                |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 0 0 1      | 2                      | 2954                                                |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 0 1 0      | 4                      | 1477                                                |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 0 1 1      | 8                      | 739                                                 |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 1 0 0      | 16                     | 369                                                 |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 1 0 1      | 32                     | 185                                                 |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 1 1 0      | 64                     | 92                                                  |
| 0 0 0      | X X X X X       | 1 1      | 13                      | 1 1 1      | 128                    | 46                                                  |

| Addr.  | Register Name                                       |                     | Bit 7                       | 6    | 5    | 4    | 3          | 2      | 1    | Bit 0 |
|--------|-----------------------------------------------------|---------------------|-----------------------------|------|------|------|------------|--------|------|-------|
| \$FE00 | Break Status Register (BSR)<br>See page 199.        | Read:               | R                           | R    | R    | R    | R          | R      | SBSW | R     |
|        |                                                     | Note <sup>(1)</sup> |                             |      |      |      |            |        |      |       |
|        |                                                     | Write:              | 0                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
|        |                                                     | Reset:              | 1. Writing a 0 clears SBSW. |      |      |      |            |        |      |       |
| \$FE01 | SIM Reset Status Register (SRSR)<br>See page 199.   | Read:               | POR                         | PIN  | COP  | ILOP | ILAD       | MODRST | LVI  | 0     |
|        |                                                     | Write:              |                             |      |      |      |            |        |      |       |
|        |                                                     | POR:                | 1                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
| \$FE03 | Break Flag Control Register (BFCR)<br>See page 200. | Read:               | BCFE                        | R    | R    | R    | R          | R      | R    | R     |
|        |                                                     | Write:              |                             |      |      |      |            |        |      |       |
|        |                                                     | Reset:              | 0                           |      |      |      |            |        |      |       |
| \$FE04 | Interrupt Status Register 1 (INT1)<br>See page 195. | Read:               | IF6                         | IF5  | IF4  | IF3  | IF2        | IF1    | 0    | 0     |
|        |                                                     | Write:              | R                           | R    | R    | R    | R          | R      | R    | R     |
|        |                                                     | Reset:              | 0                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
| \$FE05 | Interrupt Status Register 2 (INT2)<br>See page 195. | Read:               | IF14                        | IF13 | IF12 | IF11 | IF10       | IF9    | IF8  | IF7   |
|        |                                                     | Write:              | R                           | R    | R    | R    | R          | R      | R    | R     |
|        |                                                     | Reset:              | 0                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
| \$FE06 | Interrupt Status Register 3 (INT3)<br>See page 195. | Read:               | IF22                        | IF32 | IF20 | IF19 | IF18       | IF17   | IF16 | IF15  |
|        |                                                     | Write:              | R                           | R    | R    | R    | R          | R      | R    | R     |
|        |                                                     | Reset:              | 0                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
| \$FE07 | Interrupt Status Register 4 (INT4)<br>See page 196. | Read:               | 0                           | 0    | 0    | 0    | 0          | 0      | IF24 | IF23  |
|        |                                                     | Write:              | R                           | R    | R    | R    | R          | R      | R    | R     |
|        |                                                     | Reset:              | 0                           | 0    | 0    | 0    | 0          | 0      | 0    | 0     |
|        |                                                     |                     | = Unimplemented             |      |      | R    | = Reserved |        |      |       |

Figure 14-2. SIM I/O Register Summary





**Figure 17-2. TIM1 Block Diagram**


| Addr.  | Register Name                                            |        | Bit 7  | 6      | 5      | 4      | 3      | 2      | 1     | Bit 0 |
|--------|----------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|-------|-------|
| \$0020 | TIM1 Status and Control Register (T1SC)<br>See page 234. | Read:  | TOF    | TOIE   | TSTOP  | 0      | 0      | PS2    | PS1   | PS0   |
|        |                                                          | Write: | 0      |        |        | TRST   |        |        |       |       |
|        |                                                          | Reset: | 0      | 0      | 1      | 0      | 0      | 0      | 0     | 0     |
|        |                                                          |        |        |        |        |        |        |        |       |       |
| \$0021 | TIM1 Counter Register High (T1CNTH)<br>See page 235.     | Read:  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
|        |                                                          | Write: |        |        |        |        |        |        |       |       |
|        |                                                          | Reset: | 0      | 0      | 0      | 0      | 0      | 0      | 0     | 0     |
|        |                                                          |        |        |        |        |        |        |        |       |       |
| \$0022 | TIM1 Counter Register Low (T1CNTL)<br>See page 235.      | Read:  | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1 | Bit 0 |
|        |                                                          | Write: |        |        |        |        |        |        |       |       |
|        |                                                          | Reset: | 0      | 0      | 0      | 0      | 0      | 0      | 0     | 0     |
|        |                                                          |        |        |        |        |        |        |        |       |       |

 = Unimplemented

**Figure 17-3. TIM1 I/O Register Summary**

### 19.3.1.4 Data Format


Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format. Transmit and receive baud rates must be identical.



**Figure 19-12. Monitor Data Format**

### 19.3.1.5 Break Signal

A start bit (0) followed by nine 0 bits is a break signal. When the monitor receives a break signal, it drives the PTA0 pin high for the duration of approximately two bits and then echoes back the break signal.



**Figure 19-13. Break Transaction**

### 19.3.1.6 Baud Rate

The communication baud rate is controlled by the crystal frequency or external clock and the state of the PTB4 pin (when  $\overline{\text{IRQ}}$  is set to  $V_{\text{TST}}$ ) upon entry into monitor mode. If monitor mode was entered with  $V_{\text{DD}}$  on  $\overline{\text{IRQ}}$  and the reset vector blank, then the baud rate is independent of PTB4.

Table 19-1 also lists external frequencies required to achieve a standard baud rate of 7200 bps. The effective baud rate is the bus frequency divided by 278. If using a crystal as the clock source, be aware of the upper frequency limit that the internal clock module can handle. See 20.7 5.0-Volt Control Timing or 20.8 3.3-Volt Control Timing for this limit.

### 19.3.1.7 Commands

The monitor ROM firmware uses these commands:

- READ (read memory)
- WRITE (write memory)
- IREAD (indexed read)
- IWRITE (indexed write)
- READSP (read stack pointer)
- RUN (run user program)

The monitor ROM firmware echoes each received byte back to the PTA0 pin for error checking. An 11-bit delay at the end of each command allows the host to send a break character to cancel the command. A delay of two bit times occurs before each echo and before READ, IREAD, or READSP data is returned. The data returned by a read command appears after the echo of the last byte of the command.

#### NOTE

*Wait one bit time after each echo before sending the next byte.*

## 20.12 5.0-Volt SPI Characteristics

| Diagram Number <sup>(1)</sup> | Characteristic <sup>(2)</sup>                                        | Symbol                         | Min                                  | Max                    | Unit                   |
|-------------------------------|----------------------------------------------------------------------|--------------------------------|--------------------------------------|------------------------|------------------------|
|                               | Operating frequency<br>Master<br>Slave                               | $f_{OP(M)}$<br>$f_{OP(S)}$     | $f_{OP}/128$<br>dc                   | $f_{OP}/2$<br>$f_{OP}$ | MHz<br>MHz             |
| 1                             | Cycle time<br>Master<br>Slave                                        | $t_{CYC(M)}$<br>$t_{CYC(S)}$   | 2<br>1                               | 128<br>—               | $t_{CYC}$<br>$t_{CYC}$ |
| 2                             | Enable lead time                                                     | $t_{Lead(S)}$                  | 1                                    | —                      | $t_{CYC}$              |
| 3                             | Enable lag time                                                      | $t_{Lag(S)}$                   | 1                                    | —                      | $t_{CYC}$              |
| 4                             | Clock (SPSCK) high time<br>Master<br>Slave                           | $t_{SCKH(M)}$<br>$t_{SCKH(S)}$ | $t_{CYC} - 25$<br>$1/2 t_{CYC} - 25$ | $64 t_{CYC}$<br>—      | ns<br>ns               |
| 5                             | Clock (SPSCK) low time<br>Master<br>Slave                            | $t_{SCKL(M)}$<br>$t_{SCKL(S)}$ | $t_{CYC} - 25$<br>$1/2 t_{CYC} - 25$ | $64 t_{CYC}$<br>—      | ns<br>ns               |
| 6                             | Data setup time (inputs)<br>Master<br>Slave                          | $t_{SU(M)}$<br>$t_{SU(S)}$     | 30<br>30                             | —<br>—                 | ns<br>ns               |
| 7                             | Data hold time (inputs)<br>Master<br>Slave                           | $t_{H(M)}$<br>$t_{H(S)}$       | 30<br>30                             | —<br>—                 | ns<br>ns               |
| 8                             | Access time, slave <sup>(3)</sup><br>CPHA = 0<br>CPHA = 1            | $t_{A(CP0)}$<br>$t_{A(CP1)}$   | 0<br>0                               | 40<br>40               | ns<br>ns               |
| 9                             | Disable time, slave <sup>(4)</sup>                                   | $t_{DIS(S)}$                   | —                                    | 40                     | ns                     |
| 10                            | Data valid time, after enable edge<br>Master<br>Slave <sup>(5)</sup> | $t_{V(M)}$<br>$t_{V(S)}$       | —<br>—                               | 50<br>50               | ns<br>ns               |
| 11                            | Data hold time, outputs, after enable edge<br>Master<br>Slave        | $t_{HO(M)}$<br>$t_{HO(S)}$     | 0<br>0                               | —<br>—                 | ns<br>ns               |

1. Numbers refer to dimensions in Figure 20-2 and Figure 20-3.

2. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted; 100 pF load on all SPI pins.

3. Time to data active from high-impedance state


4. Hold time to high-impedance state

5. With 100 pF on all SPI pins

## 20.14 Timer Interface Module Characteristics

| Characteristic                  | Symbol                | Min                 | Max | Unit      |
|---------------------------------|-----------------------|---------------------|-----|-----------|
| Timer input capture pulse width | $t_{TH}$ , $t_{TL}$   | 2                   | —   | $t_{cyc}$ |
| Timer input capture period      | $t_{TLTL}$            | Note <sup>(1)</sup> | —   | $t_{cyc}$ |
| Timer input clock pulse width   | $t_{TCL}$ , $t_{TCH}$ | $t_{cyc} + 5$       | —   | ns        |

1. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{cyc}$ .



**Figure 20-4. Timer Input Timing**

## Appendix B

### MC68HC908GR32A

#### B.1 Introduction

The MC68HC908GR32A is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

The information contained in this document pertains to the MC68HC908GR32A with the exceptions shown in this appendix.

#### B.2 Block Diagram

See Figure B-1.

#### B.3 Memory

The MC68HC908GR32A can address 32 Kbytes of memory space. The memory map, shown in Figure B-2, includes:

- 32 Kbytes of user FLASH memory
- 1536 bytes of random-access memory (RAM)
- 52 bytes of user-defined vectors