

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	37
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908gr48amfae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.6.2.2 FLASH-1 Block Protect Register

The FLASH-1 block protect register (FL1BPR) is implemented as a byte within the FLASH-1 memory; therefore, it can only be written during a FLASH programming sequence. The value in this register determines the starting location of the protected range within the FLASH-1 memory.



Figure 2-4. FLASH-1 Block Protect Register (FL1BPR)

FL1BPR[7:0] — Block Protect Register Bits 7 to 0

These eight bits represent bits [14:7] of a 16-bit memory address. Bit 15 is a 1 and bits [6:0] are 0s.

The resultant 16-bit address is used for specifying the start address of the FLASH-1 memory for block protection. FLASH-1 is protected from this start address to the end of FLASH-1 memory at \$FFFF. With this mechanism, the protect start address can be \$XX00 and \$XX80 (128 byte page boundaries) within the FLASH-1 array.




Figure 2-5. FLASH-1 Block Protect Start Address

Table 2-2. FLASH-1 Protected Ranges

FL1BPR[7:0]	Protected Range
\$FF	No protection
\$FE	\$FF00-\$FFFF
\$FD ↓	\$FE80–\$FFFF ↓
\$0B	\$8580-\$FFFF
\$0A	\$8500-\$FFFF
\$09	\$8480-\$FFFF
\$08 ↓	\$8400–\$FFFF ↓
\$04	\$8200-\$FFFF
\$03	\$8180-\$FFFF
\$02	\$8100-\$FFFF
\$01	\$8080-\$FFFF
\$00	\$8000-\$FFFF

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



When bits within FL2BPR are programmed (0), they lock a block of memory address ranges as shown in 2.7.2.2 FLASH-2 Block Protect Register. If FL2BPR is programmed with any value other than \$FF, the protected block of FLASH memory can not be erased or programmed.

NOTE

The vector locations and the FLASH block protect registers are located in the same page. FL1BPR and FL2BPR are not protected with special hardware or software. Therefore, if this page is not protected by FL1BPR and the vector locations are erased by either a page or a mass erase operation, both FL1BPR and FL2BPR will also get erased.

2.7.4 FLASH-2 Mass Erase Operation

Use this step-by-step procedure to erase the entire FLASH-2 memory:

- Set both the ERASE bit and the MASS bit in the FLASH-2 control register (FL2CR).
- 2. Read the FLASH-2 block protect register (FL2BPR).

NOTE

Mass erase is disabled whenever any block is protected (FL2BPR does not equal \$FF).

- 3. Write to any FLASH-2 address within the FLASH-2 array with any data.
- 4. Wait for a time, t_{NVS} (minimum 10 μ s).
- 5. Set the HVEN bit.
- 6. Wait for a time, t_{MERASE} (minimum 4 ms).
- 7. Clear the ERASE and MASS bits.
- 8. Wait for a time, t_{NVHI} (minimum 100 μ s).
- 9. Clear the HVEN bit.
- 10. Wait for a time, t_{BCV} , (typically 1 μ s) after which the memory can be accessed in normal read mode.

NOTE

- **A.** Programming and erasing of FLASH locations can not be performed by code being executed from the same FLASH array.
- **B.** While these operations must be performed in the order shown, other unrelated operations may occur between the steps. However, care must be taken to ensure that these operations do not access any address within the FLASH array memory space such as the COP control register (COPCTL) at \$FFFF.
- **C.** It is highly recommended that interrupts be disabled during program/erase operations.






Figure 2-10. FLASH-2 Programming Algorithm Flowchart

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Clock Generator Module (CGM)

Table 4-5. Example Filter Component Values

f _{RCLK}	C _{F1}	C _{F2}	R _{F1}	C _F
1 MHz	8.2 nF	820 pF	2k	18 nF
2 MHz	4.7 nF	470 pF	2k	6.8 nF
3 MHz	3.3 nF	330 pF	2k	5.6 nF
4 MHz	2.2 nF	220 pF	2k	4.7 nF
5 MHz	1.8 nF	180 pF	2k	3.9 nF
6 MHz	1.5 nF	150 pF	2k	3.3 nF
7 MHz	1.2 nF	120 pF	2k	2.7 nF
8 MHz	1 nF	100 pF	2k	2.2 nF



Input/Output (I/O) Ports

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0	
\$0003	Port D Data Register (PTD)	Read: Write:	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	
	See page 142.	Reset:		Unaffected by reset							
\$0004	Data Direction Register A \$0004 (DDRA)	Read: Write:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	
	See page 136.	Reset:	0	0	0	0	0	0	0	0	
\$0005	Data Direction Register B (DDRB)	Read: Write:	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	
	See page 138.	Reset:	0	0	0	0	0	0	0	0	
	Data Direction Register C	Read:	0	DDRC6	2222	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0	
\$0006	(DDRC)	Write:		DDRC0	DDRC5	DDRC4	DDRO3	DDRC2	DDRCI	DDRCU	
	See page 140.	Reset:	0	0	0	0	0	0	0	0	
\$0007	Data Direction Register D \$0007 (DDRD)	Read: Write:	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0	
	See page 143.	Reset:	0	0	0	0	0	0	0	0	
	Port E Data Register	Read:	0	0	PTE5	PTE4	PTE3	PTE2	PTE1	PTE0	
\$0008	(PTE)	Write:			FIED	11124	11120	1112	FIEI	I IEU	
	See page 145.	Reset:		Unaffected by reset							
	Data Direction Register E	Read:	0	0	DDRE5	DDRE4	DDRE3	DDRE2	DDRE1	DDRE0	
\$000C	(DDRE) See page 146.	Write:			DDITE	DUTTE	DDITEO	DUTTE	DUNET	DBITEO	
	Gee page 140.	Reset:	0	0	0	0	0	0	0	0	
\$000D	Port A Input Pullup Enable Register (PTAPUE)	Read: Write:	PTAPUE7	PTAPUE6	PTAPUE5	PTAPUE4	PTAPUE3	PTAPUE2	PTAPUE1	PTAPUE0	
	See page 137.	Reset:	0	0	0	0	0	0	0	0	
	Port C Input Pullup Enable	Read:	0	PTCPUE6	PTCPUE5	PTCPUE4	PTCPUE3	PTCPUE2	PTCPUE1	PTCPUE0	
\$000E Register (PTCPUE)	Write:		PICPUEO	PICPUES	PTCPUE4	PICPUES	PICPUEZ	PICPUEI	PICPUEU		
See page 142.	Reset:	0	0	0	0	0	0	0	0		
\$000F		Read: Write:	PTDPUE7	PTDPUE6	PTDPUE5	PTDPUE4	PTDPUE3	PTDPUE2	PTDPUE1	PTDPUE0	
	See page 145.		0	0	0	0	0	0	0	0	
				= Unimplem	ented						

Figure 12-1. I/O Port Register Summary (Sheet 2 of 3)

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Enhanced Serial Communications Interface (ESCI) Module

13.4.2.4 Idle Characters

For TXINV = 0 (output not inverted), a transmitted idle character contains all 1s and has no start, stop, or parity bit. Idle character length depends on the M bit in SCC1. The preamble is a synchronizing idle character that begins every transmission.

If the TE bit is cleared during a transmission, the TxD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle character to be sent after the character currently being transmitted.

NOTE

When a break sequence is followed immediately by an idle character, this SCI design exhibits a condition in which the break character length is reduced by one half bit time. In this instance, the break sequence will consist of a valid start bit, eight or nine data bits (as defined by the M bit in SCC1) of 0 and one half data bit length of 0 in the stop bit position followed immediately by the idle character. To ensure a break character of the proper length is transmitted, always queue up a byte of data to be transmitted while the final break sequence is in progress.

When queueing an idle character, return the TE bit to 1 before the stop bit of the current character shifts out to the TxD pin. Setting TE after the stop bit appears on TxD causes data previously written to the SCDR to be lost. A good time to toggle the TE bit for a queued idle character is when the SCTE bit becomes set and just before writing the next byte to the SCDR.

13.4.2.5 Inversion of Transmitted Output

The transmit inversion bit (TXINV) in ESCI control register 1 (SCC1) reverses the polarity of transmitted data. All transmitted values including idle, break, start, and stop bits, are inverted when TXINV is at 1. See 13.8.1 ESCI Control Register 1.

13.4.2.6 Transmitter Interrupts

These conditions can generate CPU interrupt requests from the ESCI transmitter:

- ESCI transmitter empty (SCTE) The SCTE bit in SCS1 indicates that the SCDR has transferred
 a character to the transmit shift register. SCTE can generate a transmitter CPU interrupt request.
 Setting the ESCI transmit interrupt enable bit, SCTIE, in SCC2 enables the SCTE bit to generate
 transmitter CPU interrupt requests.
- Transmission complete (TC) The TC bit in SCS1 indicates that the transmit shift register and the SCDR are empty and that no break or idle character has been generated. The transmission complete interrupt enable bit, TCIE, in SCC2 enables the TC bit to generate transmitter CPU interrupt requests.

13.4.3 Receiver

Figure 13-6 shows the structure of the ESCI receiver. The receiver I/O registers are summarized in Figure 13-4.






Figure 13-6. ESCI Receiver Block Diagram

13.4.3.1 Character Length

The receiver can accommodate either 8-bit or 9-bit data. The state of the M bit in ESCI control register 1 (SCC1) determines character length. When receiving 9-bit data, bit R8 in ESCI control register 3 (SCC3) is the ninth bit (bit 8). When receiving 8-bit data, bit R8 is a copy of the eighth bit (bit 7).

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Enhanced Serial Communications Interface (ESCI) Module

- Enables the transmitter
- Enables the receiver
- Enables ESCI wakeup
- Transmits ESCI break characters




Figure 13-11. ESCI Control Register 2 (SCC2)

SCTIE — ESCI Transmit Interrupt Enable Bit

This read/write bit enables the SCTE bit to generate ESCI transmitter CPU interrupt requests. Setting the SCTIE bit in SCC2 enables the SCTE bit to generate CPU interrupt requests. Reset clears the SCTIE bit.

- 1 = SCTE enabled to generate CPU interrupt
- 0 = SCTE not enabled to generate CPU interrupt

TCIE — Transmission Complete Interrupt Enable Bit

This read/write bit enables the TC bit to generate ESCI transmitter CPU interrupt requests. Reset clears the TCIE bit.

- 1 = TC enabled to generate CPU interrupt requests
- 0 = TC not enabled to generate CPU interrupt requests

SCRIE — ESCI Receive Interrupt Enable Bit

This read/write bit enables the SCRF bit to generate ESCI receiver CPU interrupt requests. Setting the SCRIE bit in SCC2 enables the SCRF bit to generate CPU interrupt requests. Reset clears the SCRIE bit.

- 1 = SCRF enabled to generate CPU interrupt
- 0 = SCRF not enabled to generate CPU interrupt

ILIE — Idle Line Interrupt Enable Bit

This read/write bit enables the IDLE bit to generate ESCI receiver CPU interrupt requests. Reset clears the ILIE bit.

- 1 = IDLE enabled to generate CPU interrupt requests
- 0 = IDLE not enabled to generate CPU interrupt requests

TE — Transmitter Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 1s from the transmit shift register to the TxD pin. If software clears the TE bit, the transmitter completes any transmission in progress before the TxD returns to the idle condition (high). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit.

- 1 = Transmitter enabled
- 0 = Transmitter disabled

NOTE

Writing to the TE bit is not allowed when the enable ESCI bit (ENSCI) is clear. ENSCI is in ESCI control register 1.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



System Integration Module (SIM)




Figure 14-10. Interrupt Processing




14.6.1 Wait Mode

In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure 14-16 shows the timing for wait mode entry.

A module that is active during wait mode can wakeup the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. In wait mode, the CPU clocks are inactive. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.


Wait mode also can be exited by a reset or break. A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM break status register (BSR). If the COP disable bit, COPD, in the CONFIG1 register is 0, then the computer operating properly module (COP) is enabled and remains active in wait mode.



Note: Previous data can be operand data or the WAIT opcode, depending on the last instruction.

Figure 14-16. Wait Mode Entry Timing

Figure 14-17 and Figure 14-18 show the timing for WAIT recovery.



Note: EXITSTOPWAIT = RST pin, CPU interrupt, or break interrupt

Figure 14-17. Wait Recovery from Interrupt or Break




Figure 14-18. Wait Recovery from Internal Reset

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Serial Peripheral Interface (SPI) Module

15.6 Error Conditions

The following flags signal SPI error conditions:

- Overflow (OVRF) Failing to read the SPI data register before the next full byte enters the shift register sets the OVRF bit. The new byte does not transfer to the receive data register, and the unread byte still can be read. OVRF is in the SPI status and control register.
- Mode fault error (MODF) The MODF bit indicates that the voltage on the slave select pin (\overline{SS}) is inconsistent with the mode of the SPI. MODF is in the SPI status and control register.

15.6.1 Overflow Error

The overflow flag (OVRF) becomes set if the receive data register still has unread data from a previous transmission when the capture strobe of bit 1 of the next transmission occurs. The bit 1 capture strobe occurs in the middle of SPSCK cycle 7 (see Figure 15-5 and Figure 15-7.) If an overflow occurs, all data received after the overflow and before the OVRF bit is cleared does not transfer to the receive data register and does not set the SPI receiver full bit (SPRF). The unread data that transferred to the receive data register before the overflow occurred can still be read. Therefore, an overflow error always indicates the loss of data. Clear the overflow flag by reading the SPI status and control register and then reading the SPI data register.

OVRF generates a receiver/error CPU interrupt request if the error interrupt enable bit (ERRIE) is also set. The SPRF, MODF, and OVRF interrupts share the same CPU interrupt vector (see Figure 15-12.) It is not possible to enable MODF or OVRF individually to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set.

If the CPU SPRF interrupt is enabled and the OVRF interrupt is not, watch for an overflow condition. Figure 15-10 shows how it is possible to miss an overflow. The first part of Figure 15-10 shows how it is possible to read the SPSCR and SPDR to clear the SPRF without problems. However, as illustrated by the second transmission example, the OVRF bit can be set in between the time that SPSCR and SPDR are read.

In this case, an overflow can be missed easily. Since no more SPRF interrupts can be generated until this OVRF is serviced, it is not obvious that bytes are being lost as more transmissions are completed. To prevent this, either enable the OVRF interrupt or do another read of the SPSCR following the read of the SPDR. This ensures that the OVRF was not set before the SPRF was cleared and that future transmissions can set the SPRF bit. Figure 15-11 illustrates this process. Generally, to avoid this second SPSCR read, enable the OVRF to the CPU by setting the ERRIE bit.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5 210 Freescale Semiconductor



Timer Interface Module (TIM1)

When ELSxB:A = 00, this read/write bit selects the initial output level of the TCHx pin (see Table 17-2). Reset clears the MSxA bit.

1 = Initial output level low

0 = Initial output level high

NOTE

Before changing a channel function by writing to the MSxB or MSxA bit, set the TSTOP and TRST bits in the TIM1 status and control register (T1SC).

ELSxB and ELSxA — Edge/Level Select Bits

When channel x is an input capture channel, these read/write bits control the active edge-sensing logic on channel x.

When channel x is an output compare channel, ELSxB and ELSxA control the channel x output behavior when an output compare occurs.

When ELSxB and ELSxA are both clear, channel x is not connected to an I/O port, and pin TCHx is available as a general-purpose I/O pin. Table 17-2 shows how ELSxB and ELSxA work. Reset clears the ELSxB and ELSxA bits.

MSxB	MSxA	ELSxB	ELSxA	Mode	Configuration
Х	0	0	0	Output procet	Pin under port control; initial output level high
Х	1	0	0	Output preset	Pin under port control; initial output level low
0	0	0	1		Capture on rising edge only
0	0	1	0	Input capture	Capture on falling edge only
0	0	1	1	mpar saprars	Capture on rising or falling edge
0	1	0	0		Software compare only
0	1	0	1	Output compare	Toggle output on compare
0	1	1	0	or PWM	Clear output on compare
0	1	1	1		Set output on compare
1	Х	0	1	Buffered	Toggle output on compare
1	Х	1	0	output	Clear output on compare
1	Х	1	1	compare or buffered PWM	Set output on compare

Table 17-2. Mode, Edge, and Level Selection

NOTE

After initially enabling a TIM1 channel register for input capture operation and selecting the edge sensitivity, clear CHxF to ignore any erroneous edge detection flags.

TOVx — Toggle-On-Overflow Bit

When channel x is an output compare channel, this read/write bit controls the behavior of the channel x output when the TIM1 counter overflows. When channel x is an input capture channel, TOVx has no effect. Reset clears the TOVx bit.

1 = Channel x pin toggles on TIM1 counter overflow.

0 = Channel x pin does not toggle on TIM1 counter overflow.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Setting the channel x maximum duty cycle bit (CHxMAX) and setting the TOVx bit generates a 100% duty cycle output. (See 18.8.4 TIM2 Channel Status and Control Registers.)

18.4 Interrupts

The following TIM2 sources can generate interrupt requests:

- TIM2 overflow flag (TOF) The TOF bit is set when the TIM2 counter reaches the modulo value
 programmed in the TIM2 counter modulo registers. The TIM2 overflow interrupt enable bit, TOIE,
 enables TIM2 overflow interrupt requests. TOF and TOIE are in the TIM2 status and control
 register.
- TIM2 channel flags (CH5F:CH0F) The CHxF bit is set when an input capture or output compare
 occurs on channel x. Channel x TIM2 CPU interrupt requests are controlled by the channel x
 interrupt enable bit, CHxIE.

18.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power standby modes.

18.5.1 Wait Mode

The TIM2 remains active after the execution of a WAIT instruction. In wait mode, the TIM2 registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM2 can bring the MCU out of wait mode.

If TIM2 functions are not required during wait mode, reduce power consumption by stopping the TIM2 before executing the WAIT instruction.

18.5.2 **Stop Mode**

The TIM2 is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions or the state of the TIM2 counter. TIM2 operation resumes when the MCU exits stop mode.

18.6 TIM2 During Break Interrupts

A break interrupt stops the TIM2 counter and inhibits input captures.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See 14.7.3 Break Flag Control Register.)

To allow software to clear status bits during a break interrupt, write a 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a 0 to the BCFE bit. With BCFE at 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at 0. After the break, doing the second step clears the status bit.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5




Address:	\$0034	T2CH1H						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Reset:		l		Indeterminat	te after reset			
Address:	\$0035	T2CH1L						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reset:				Indeterminat	te after reset			
Address:	\$0457	T2CH2H						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Reset:				Indeterminat	te after reset			
Address:	\$0458	T2CH2L						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reset:		•		Indeterminat	te after reset			<u> </u>
Address:	\$045A	T2CH3H						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Reset:				Indeterminat	te after reset			
Address:	\$045B	T2CH3L						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reset:				Indeterminat	te after reset			
Address:	\$045D	T2CH4H						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Reset:				Indeterminat	te after reset			
Address:	\$045E	T2CH4L						
	Bit 7	6	5	4	3	2	1	Bit 0
Read: Write:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reset:	•			1				

Figure 18-10. TIM2 Channel Registers (T2CH0H/L:T2CH5H/L) (Sheet 2 of 3)

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Development Support



- 1. Pin contains integrated pullup device.
- 2. Ports are software configurable with pullup device if input port or pullup/pulldown device for keyboard input.
- 3. Higher current drive port pins

Figure 19-1. Block Diagram Highlighting BRK and MON Blocks



Development Support

19.2.2.3 Break Status Register

The break status register (BSR) contains a flag to indicate that a break caused an exit from wait mode. This register is only used in emulation mode.




Figure 19-7. Break Status Register (BSR)

SBSW — SIM Break Stop/Wait

SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it.

- 1 = Wait mode was exited by break interrupt
- 0 = Wait mode was not exited by break interrupt

19.2.2.4 Break Flag Control Register

The break control register (BFCR) contains a bit that enables software to clear status bits while the MCU is in a break state.




Figure 19-8. Break Flag Control Register (BFCR)

BCFE — Break Clear Flag Enable Bit

This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

- 1 = Status bits clearable during break
- 0 = Status bits not clearable during break

19.2.3 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power- consumption standby modes. If enabled, the break module will remain enabled in wait and stop modes. However, since the internal address bus does not increment in these modes, a break interrupt will never be triggered.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5

Development Support

Table 19-4. WRITE (Write Memory) Command




Table 19-5. IREAD (Indexed Read) Command





Table 19-6. IWRITE (Indexed Write) Command



A sequence of IREAD or IWRITE commands can access a block of memory sequentially over the full 64-Kbyte memory map.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Chapter 21 Ordering Information and Mechanical Specifications

21.1 Introduction

This section contains ordering numbers for the MC68HC908GR60A and gives the dimensions for:

- 32-pin low-profile quad flat pack (case 873A)
- 48-pin low-profile quad flat pack (case 932-03)
- 64-pin quad flat pack (case 840B)

The following figures show the latest package drawings at the time of this publication. To make sure that you have the latest package specifications, contact your local Freescale Semiconductor Sales Office.

21.2 MC Order Numbers

Table 21-1. MC Order Numbers

MC Order Number	Operating Temperature Range	Package
MC908GR60ACFJ	-40°C to +85°C	32-pin low-profile
MC908GR60AVFJ	-40°C to +105°C	quad flat package
MC908GR60AMFJ	-40°C to +125°C	(LQFP)
MC908GR60ACFA	-40°C to +85°C	48-pin low-profile
MC908GR60AVFA	-40°C to +105°C	quad flat package
MC908GR60AMFA	-40°C to +125°C	(LQFP)
MC908GR60ACFU	−40°C to +85°C	64-pin guad flat
MC908GR60AVFU	-40°C to +105°C	package
MC908GR60AMFU	-40°C to +125°C	(QFP)

Temperature designators:

C = -40°C to +85°C

 $V = -40^{\circ}C \text{ to } +105^{\circ}C$

 $M = -40^{\circ}C \text{ to } + 125^{\circ}C$




Figure 21-1. Device Numbering System

21.3 Package Dimensions

Refer to the following pages for detailed package dimensions.

MC68HC908GR60A • MC68HC908GR48A • MC68HC908GR32A Data Sheet, Rev. 5



Appendix B MC68HC908GR32A

B.1 Introduction

The MC68HC908GR32A is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

The information contained in this document pertains to the MC68HC908GR32A with the exceptions shown in this appendix.

B.2 Block Diagram

See Figure B-1.

B.3 Memory

The MC68HC908GR32A can address 32 Kbytes of memory space. The memory map, shown in Figure B-2, includes:

- 32 Kbytes of user FLASH memory
- 1536 bytes of random-access memory (RAM)
- 52 bytes of user-defined vectors



B.4 Ordering Information

Table B-1. MC Order Numbers

MC Order Number	Operating Temperature Range	Package
MC908GR32ACFJ	-40°C to +85°C	32-pin low-profile
MC908GR32AVFJ	-40°C to +105°C	quad flat package
MC908GR32AMFJ	-40°C to +125°C	(LQFP)
MC908GR32ACFA	-40°C to +85°C	48-pin low-profile
MC908GR32AVFA	-40°C to +105°C	quad flat package
MC908GR32AMFA	-40°C to +125°C	(LQFP)
MC908GR32ACFU	-40°C to +85°C	64-pin quad flat
MC908GR32AVFU	-40°C to +105°C	package
MC908GR32AMFU	-40°C to +125°C	(QFP)

Temperature designators:

 $C = -40^{\circ}C$ to $+85^{\circ}C$ $V = -40^{\circ}C$ to $+105^{\circ}C$ $M = -40^{\circ}C$ to $+125^{\circ}C$




Figure B-3. Device Numbering System