



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Not For New Designs  |
|----------------------------|--|
| Core Processor             | ARM® Cortex®-M3  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 32MHz  |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART          |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                           |
| Number of I/O              | 17   |
| Program Memory Size        | 4KB (4K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 1K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V   |
| Data Converters            | A/D 2x12b; D/A 1x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 24-VQFN Exposed Pad  |
| Supplier Device Package    | 24-QFN (5x5)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/silicon-labs/efm32tg110f4-qfn24 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

## 2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Autobaud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

# 2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup>, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

## 2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output.

# 2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

### 2.1.16 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

# 2.1.17 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

# 2.1.18 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.



#### Figure 2.2. EFM32TG110 Memory Map with largest RAM and Flash sizes



# **3.5 Transition between Energy Modes**

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions

| Symbol            | Parameter                       | Min | Тур | Max | Unit                          |
|-------------------|---------------------------------|-----|-----|-----|-------------------------------|
| t <sub>EM10</sub> | Transition time from EM1 to EM0 |     | 0   |     | HF-<br>CORE-<br>CLK<br>cycles |
| t <sub>EM20</sub> | Transition time from EM2 to EM0 |     | 2   |     | μs                            |
| t <sub>EM30</sub> | Transition time from EM3 to EM0 |     | 2   |     | μs                            |
| t <sub>EM40</sub> | Transition time from EM4 to EM0 |     | 163 |     | μs                            |

# **3.6 Power Management**

The EFM32TG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

#### Table 3.5. Power Management

| Symbol                   | Parameter   | Condition  | Min  | Тур  | Max  | Unit |
|--------------------------|---|--|------|------|------|------|
| V <sub>BODextthr</sub> - | BOD threshold on falling external supply voltage                            |  | 1.74 |      | 1.96 | V    |
| V <sub>BODextthr+</sub>  | BOD threshold on<br>rising external sup-<br>ply voltage                     |  |      | 1.85 | 1.98 | V    |
| V <sub>PORthr+</sub>     | Power-on Reset<br>(POR) threshold on<br>rising external sup-<br>ply voltage |  |      |      | 1.98 | V    |
| t <sub>RESET</sub>       | Delay from reset<br>is released until<br>program execution<br>starts        | Applies to Power-on Reset,<br>Brown-out Reset and pin reset.           |      | 163  |      | μs   |
| C <sub>DECOUPLE</sub>    | Voltage regulator<br>decoupling capaci-<br>tor.                             | X5R capacitor recommended.<br>Apply between DECOUPLE pin<br>and GROUND |      | 1    |      | μF   |

# 3.7 Flash

#### Table 3.6. Flash

| Symbol               | Parameter   | Condition               | Min   | Тур  | Max            | Unit   |
|----------------------|---|-------------------------|-------|------|----------------|--------|
| EC <sub>FLASH</sub>  | Flash erase cycles before failure                   |                         | 20000 |      |                | cycles |
|                      |   | T <sub>AMB</sub> <150°C | 10000 |      |                | h      |
| RET <sub>FLASH</sub> | Flash data retention                                | T <sub>AMB</sub> <85°C  | 10    |      |                | years  |
|                      |   | T <sub>AMB</sub> <70°C  | 20    |      |                | years  |
| t <sub>W_PROG</sub>  | Word (32-bit) pro-<br>gramming time                 |                         | 20    |      |                | μs     |
| t <sub>P_ERASE</sub> | Page erase time                                     |                         | 20    | 20.4 | 20.8           | ms     |
| t <sub>D_ERASE</sub> | Device erase time                                   |                         | 40    | 40.8 | 41.6           | ms     |
| I <sub>ERASE</sub>   | Erase current                                       |                         |       |      | 7 <sup>1</sup> | mA     |
| I <sub>WRITE</sub>   | Write current                                       |                         |       |      | 7 <sup>1</sup> | mA     |
| V <sub>FLASH</sub>   | Supply voltage dur-<br>ing flash erase and<br>write |                         | 1.98  |      | 3.8            | V      |

<sup>1</sup>Measured at 25°C

# 3.8 General Purpose Input Output

#### Table 3.7. GPIO

| Symbol            | Parameter  | Condition   | Min                 | Тур                 | Max                 | Unit |
|-------------------|--|---|---------------------|---------------------|---------------------|------|
| V <sub>IOIL</sub> | Input low voltage  |   |                     |                     | 0.30V <sub>DD</sub> | V    |
| V <sub>IOIH</sub> | Input high voltage   |   | 0.70V <sub>DD</sub> |                     |                     | V    |
|                   |  | Sourcing 0.1 mA, V <sub>DD</sub> =1.98 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= LOWEST |                     | 0.80V <sub>DD</sub> |                     | V    |
|                   | Output high volt-<br>age (Production test<br>condition = 3.0V,<br>DRIVEMODE =<br>STANDARD) | Sourcing 0.1 mA, V <sub>DD</sub> =3.0 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= LOWEST  |                     | 0.90V <sub>DD</sub> |                     | V    |
|                   |  | Sourcing 1 mA, V <sub>DD</sub> =1.98 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= LOW      |                     | 0.85V <sub>DD</sub> |                     | V    |
| V <sub>IOOH</sub> |  | Sourcing 1 mA, V <sub>DD</sub> =3.0 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= LOW       |                     | 0.90V <sub>DD</sub> |                     | V    |
|                   |  | Sourcing 6 mA, V <sub>DD</sub> =1.98 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= STANDARD | 0.75V <sub>DD</sub> |                     |                     | V    |
|                   |  | Sourcing 6 mA, V <sub>DD</sub> =3.0 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= STANDARD  | 0.85V <sub>DD</sub> |                     |                     | V    |
|                   |  | Sourcing 20 mA, V <sub>DD</sub> =1.98 V,<br>GPIO_Px_CTRL DRIVEMODE<br>= HIGH    | 0.60V <sub>DD</sub> |                     |                     | V    |



#### Figure 3.4. Typical Low-Level Output Current, 2V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH



#### Figure 3.9. Typical High-Level Output Current, 3.8V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD

GPIO\_Px\_CTRL DRIVEMODE = HIGH



| Symbol                  | Parameter  | Condition  | Min | Тур                   | Max | Unit                  |
|-------------------------|--|--|-----|-----------------------|-----|-----------------------|
| f <sub>ADCCLK</sub>     | ADC Clock Fre-<br>quency   |  |     |                       | 13  | MHz                   |
|                         |  | 6 bit  | 7   |                       |     | ADC-<br>CLK<br>Cycles |
| t <sub>ADCCONV</sub>    | Conversion time  | 8 bit  | 11  |                       |     | ADC-<br>CLK<br>Cycles |
|                         |  | 12 bit   | 13  |                       |     | ADC-<br>CLK<br>Cycles |
| t <sub>ADCACQ</sub>     | Acquisition time   | Programmable   | 256 | ADC-<br>CLK<br>Cycles |     |                       |
| t <sub>ADCACQVDD3</sub> | Required acquisi-<br>tion time for VDD/3<br>reference                              |  | 2   |                       |     | μs                    |
|                         | Startup time of ref-<br>erence generator<br>and ADC core in<br>NORMAL mode         |  |     | 5                     |     | μs                    |
| t <sub>adcstart</sub>   | Startup time of ref-<br>erence generator<br>and ADC core in<br>KEEPADCWARM<br>mode |  |     | 1                     |     | μs                    |
|                         |  | 1 MSamples/s, 12 bit, single<br>ended, internal 1.25V refer-<br>ence     |     | 59                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, single<br>ended, internal 2.5V reference           |     | 63                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, single<br>ended, V <sub>DD</sub> reference         |     | 65                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, differen-<br>tial, internal 1.25V reference        |     | 60                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, differen-<br>tial, internal 2.5V reference         |     | 65                    |     | dB                    |
| SNR <sub>ADC</sub>      | Signal to Noise Ra-<br>tio (SNR)   | 1 MSamples/s, 12 bit, differen-<br>tial, 5V reference                    |     | 54                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, differential, $V_{DD}$ reference                   |     | 67                    |     | dB                    |
|                         |  | 1 MSamples/s, 12 bit, differen-<br>tial, 2xV <sub>DD</sub> reference     |     | 69                    |     | dB                    |
|                         |  | 200 kSamples/s, 12 bit, sin-<br>gle ended, internal 1.25V refer-<br>ence |     | 62                    |     | dB                    |
|                         |  | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference            |     | 63                    |     | dB                    |
|                         |  | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference          | 63  | 67                    |     | dB                    |



| Symbol   | Parameter  | Condition  | Min | Тур | Max | Unit |
|----------|--|--|-----|-----|-----|------|
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 1.25V reference      |     | 63  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 2.5V reference       |     | 66  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, 5V reference                  |     | 66  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differential, $V_{DD}$ reference                 |     | 69  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, 2xV <sub>DD</sub> reference   |     | 70  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, single<br>ended, internal 1.25V refer-<br>ence     |     | 58  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, single<br>ended, internal 2.5V reference           |     | 62  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, single<br>ended, V <sub>DD</sub> reference         |     | 64  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, differen-<br>tial, internal 1.25V reference        |     | 60  |     | dB   |
|          | 1  | 1 MSamples/s, 12 bit, differen-<br>tial, internal 2.5V reference         |     | 64  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, differen-<br>tial, 5V reference                    |     | 54  |     | dB   |
|          |  | 1 MSamples/s, 12 bit, differential, $V_{DD}$ reference                   |     | 66  |     | dB   |
| SINADura | SIgnal-to-Noise<br>And Distortion-ratio<br>(SINAD) | 1 MSamples/s, 12 bit, differen-<br>tial, 2xV <sub>DD</sub> reference     |     | 68  |     | dB   |
| GINADADC |  | 200 kSamples/s, 12 bit, sin-<br>gle ended, internal 1.25V refer-<br>ence |     | 61  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, single ended, internal 2.5V reference            |     | 65  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference          |     | 66  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 1.25V reference      |     | 63  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, internal 2.5V reference       |     | 66  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, 5V reference                  |     | 66  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, V <sub>DD</sub> reference     | 62  | 68  |     | dB   |
|          |  | 200 kSamples/s, 12 bit, differ-<br>ential, 2xV <sub>DD</sub> reference   |     | 69  |     | dB   |
| SFDRADC  | Spurious-Free Dy-<br>namic Range (SF-              | 1 MSamples/s, 12 bit, single<br>ended, internal 1.25V refer-<br>ence     |     | 64  |     | dBc  |
|          | DR)  | 1 MSamples/s, 12 bit, single<br>ended, internal 2.5V reference           |     | 76  |     | dBc  |

#### Figure 3.20. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C



**VDD** Reference





**VDD** Reference

Figure 3.22. ADC Absolute Offset, Common Mode = Vdd /2



Figure 3.23. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V





Spurious-Free Dynamic Range (SFDR)

# 3.11 Digital Analog Converter (DAC)

#### Table 3.15. DAC

| Symbol              | Parameter                        | Condition                           | Min | Тур | Max             | Unit            |
|---------------------|----------------------------------|-------------------------------------|-----|-----|-----------------|-----------------|
| V <sub>DACOUT</sub> | Output voltage range             | VDD voltage reference, single ended | 0   |     | V <sub>DD</sub> | V               |
| V <sub>DACCM</sub>  | Output common mode voltage range |                                     | 0   |     | V <sub>DD</sub> | V               |
|                     | Active current in-               | 500 kSamples/s, 12bit               |     | 400 | 650             | μA              |
| I <sub>DAC</sub>    | cluding references               | 100 kSamples/s, 12 bit              |     | 200 | 250             | μA              |
|                     | for 2 channels                   | 1 kSamples/s 12 bit NORMAL          |     | 17  | 25              | μA              |
| SR <sub>DAC</sub>   | Sample rate                      |                                     |     |     | 500             | ksam-<br>ples/s |



| Symbol                    | Parameter                     | Condition  | Min             | Тур   | Max                  | Unit  |
|---------------------------|-------------------------------|--|-----------------|-------|----------------------|-------|
|                           |                               | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0  |                 | 16.36 |                      | MHz   |
|                           |                               | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1  |                 | 0.81  |                      | MHz   |
| CDW                       | Gain Bandwidth                | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1  |                 | 0.11  |                      | MHz   |
| GBWOPAMP                  | Product                       | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0   |                 | 2.11  |                      | MHz   |
|                           |                               | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1   |                 | 0.72  |                      | MHz   |
|                           |                               | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1   |                 | 0.09  |                      | MHz   |
|                           |                               | BIASPROG=0xF,<br>HALFBIAS=0x0, C <sub>L</sub> =75 pF                                 |                 | 64    |                      | o     |
| PM <sub>OPAMP</sub>       | Phase Margin                  | BIASPROG=0x7,<br>HALFBIAS=0x1, C <sub>L</sub> =75 pF                                 |                 | 58    |                      | o     |
|                           |                               | BIASPROG=0x0,<br>HALFBIAS=0x1, C <sub>L</sub> =75 pF                                 |                 | 58    |                      | o     |
| R <sub>INPUT</sub>        | Input Resistance              |  |                 | 100   |                      | Mohm  |
| R <sub>LOAD</sub>         | Load Resistance               | OPA0/OPA1  | 200             |       |                      | Ohm   |
|                           |                               | OPA2   | 2000            |       |                      | Ohm   |
|                           | Load Current                  | OPA0/OPA1  |                 |       | 11                   | mA    |
| 'LOAD_DC                  | Load Current                  | OPA2   |                 |       | 1.5                  | mA    |
| V                         |                               | OPAxHCMDIS=0   | V <sub>SS</sub> |       | V <sub>DD</sub>      | V     |
| VINPU1                    | input voltage                 | OPAxHCMDIS=1   | V <sub>SS</sub> |       | V <sub>DD</sub> -1.2 | V     |
| V <sub>OUTPUT</sub>       | Output Voltage                |  | V <sub>SS</sub> |       | V <sub>DD</sub>      | V     |
| Vereer                    | Input Offset Voltage          | Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD,<br/>OPAxHCMDIS=0</v<sub></v<sub>     |                 | 6     |                      | mV    |
| VOFFSET                   | input Onset voltage           | Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD-1.2,<br/>OPAxHCMDIS=1</v<sub></v<sub> |                 | 1     |                      | mV    |
| V <sub>OFFSET_DRIFT</sub> | Input Offset Voltage<br>Drift |  |                 |       | 0.02                 | mV/°C |
|                           |                               | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0  |                 | 46.11 |                      | V/µs  |
|                           |                               | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1  |                 | 1.21  |                      | V/µs  |
| SRoows                    | Slew Rate                     | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1  |                 | 0.16  |                      | V/µs  |
| UVAMP                     |                               | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0   |                 | 4.43  |                      | V/µs  |
|                           |                               | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1   |                 | 1.30  |                      | V/µs  |
|                           |                               | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1   |                 | 0.16  |                      | V/µs  |



| Symbol              | Parameter     | Condition  | Min | Тур   | Max | Unit              |
|---------------------|---------------|--|-----|-------|-----|-------------------|
|                     |               | OPA0/OPA1 BIASPROG=0xF,<br>HALFBIAS=0x0  |     | 0.09  |     | μs                |
|                     |               | OPA0/OPA1 BIASPROG=0x7,<br>HALFBIAS=0x1  |     | 1.52  |     | μs                |
| PU <sub>OPAMP</sub> | Power-up Time | OPA0/OPA1 BIASPROG=0x0,<br>HALFBIAS=0x1  |     | 12.74 |     | μs                |
|                     |               | OPA2 BIASPROG=0xF,<br>HALFBIAS=0x0   |     | 0.09  |     | μs                |
|                     |               | OPA2 BIASPROG=0x7,<br>HALFBIAS=0x1   |     | 0.13  |     | μs                |
|                     |               | OPA2 BIASPROG=0x0,<br>HALFBIAS=0x1   |     | 0.17  |     | μs                |
|                     |               | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>  |     | 101   |     | μV <sub>RMS</sub> |
|                     |               | V <sub>out</sub> =1V, RESSEL=0,<br>0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>  |     | 141   |     | μV <sub>RMS</sub> |
|                     |               | V <sub>out</sub> =1V, RESSEL=0, 0.1<br>Hz <f<1 mhz,="" opaxhcmdis="0&lt;/td"><td></td><td>196</td><td></td><td>μV<sub>RMS</sub></td></f<1> |     | 196   |     | μV <sub>RMS</sub> |
| N <sub>OPAMP</sub>  | Voltage Noise | V <sub>out</sub> =1V, RESSEL=0, 0.1<br>Hz <f<1 mhz,="" opaxhcmdis="1&lt;/td"><td></td><td>229</td><td></td><td>μV<sub>RMS</sub></td></f<1> |     | 229   |     | μV <sub>RMS</sub> |
|                     |               | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>  |     | 1230  |     | μV <sub>RMS</sub> |
|                     |               | RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>  |     | 2130  |     | μV <sub>RMS</sub> |
|                     |               | RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>  |     | 1630  |     | μV <sub>RMS</sub> |
|                     |               | RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>  |     | 2590  |     | μV <sub>RMS</sub> |

Figure 3.24. OPAMP Common Mode Rejection Ratio





Figure 3.28. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)



Figure 3.29. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1



Current consumption, HYSTSEL = 4



Response time , V<sub>cm</sub> = 1.25V, CP+ to CP- = 100mV



# **4.2 Alternate Functionality Pinout**

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 47). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

#### Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

| Alternate                       | LOCATION |      |      |      |   |   |   |  |
|---------------------------------|----------|------|------|------|---|---|---|--|
| Functionality                   | 0        | 1    | 2    | 3    | 4 | 5 | 6 | Description  |
| ACMP0_CH0                       | PC0      |      |      |      |   |   |   | Analog comparator ACMP0, channel 0.  |
| ACMP0_CH1                       | PC1      |      |      |      |   |   |   | Analog comparator ACMP0, channel 1.  |
| ACMP0_O                         | PE13     |      | PD6  |      |   |   |   | Analog comparator ACMP0, digital output.   |
| ACMP1_CH6                       | PC14     |      |      |      |   |   |   | Analog comparator ACMP1, channel 6.  |
| ACMP1_CH7                       | PC15     |      |      |      |   |   |   | Analog comparator ACMP1, channel 7.  |
| ACMP1_O                         | PF2      |      | PD7  |      |   |   |   | Analog comparator ACMP1, digital output.   |
| ADC0_CH6                        | PD6      |      |      |      |   |   |   | Analog to digital converter ADC0, input channel number 6.  |
| ADC0_CH7                        | PD7      |      |      |      |   |   |   | Analog to digital converter ADC0, input channel number 7.  |
| BOOT_RX                         | PF1      |      |      |      |   |   |   | Bootloader RX.   |
| BOOT_TX                         | PF0      |      |      |      |   |   |   | Bootloader TX.   |
| CMU_CLK0                        |          |      | PD7  |      |   |   |   | Clock Management Unit, clock output number 0.  |
| CMU_CLK1                        |          |      | PE12 |      |   |   |   | Clock Management Unit, clock output number 1.  |
| DAC0_N1 /<br>OPAMP_N1           | PD7      |      |      |      |   |   |   | Operational Amplifier 1 external negative input.   |
| DAC0_OUT0 /<br>OPAMP_OUT0       | PB11     |      |      |      |   |   |   | Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.                             |
| DAC0_OUT0ALT /<br>OPAMP_OUT0ALT | PC0      | PC1  |      |      |   |   |   | Digital to Analog Converter DAC0_OUT0ALT /<br>OPAMP alternative output for channel 0.              |
| DAC0_OUT1ALT /<br>OPAMP_OUT1ALT |          |      | PC14 | PC15 |   |   |   | Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.                 |
| DAC0_P1 /<br>OPAMP_P1           | PD6      |      |      |      |   |   |   | Operational Amplifier 1 external positive input.   |
|                                 |          |      |      |      |   |   |   | Debug-interface Serial Wire clock input.   |
| DBG_SWCLK                       | PF0      | PF0  |      |      |   |   |   | Note that this function is enabled to pin out of reset, and has a built-in pull down.              |
|                                 |          |      |      |      |   |   |   | Debug-interface Serial Wire data input / output.   |
| DBG_SWDIO                       | PF1      | PF1  |      |      |   |   |   | Note that this function is enabled to pin out of reset, and has a built-in pull up.                |
|                                 |          |      |      |      |   |   |   | Debug-interface Serial Wire viewer Output.   |
| DBG_SWO                         | PF2      | PC15 |      |      |   |   |   | Note that this function is not enabled after reset, and must be<br>enabled by software to be used. |
| GPIO_EM4WU0                     | PA0      |      |      |      |   |   |   | Pin can be used to wake the system up from EM4   |
| GPIO_EM4WU3                     | PF1      |      |      |      |   |   |   | Pin can be used to wake the system up from EM4   |
| GPIO_EM4WU4                     | PF2      |      |      |      |   |   |   | Pin can be used to wake the system up from EM4   |
| GPIO_EM4WU5                     | PE13     |      |      |      |   |   |   | Pin can be used to wake the system up from EM4   |
| HFXTAL_N                        | PB14     |      |      |      |   |   |   | High Frequency Crystal negative pin. Also used as external optional clock input pin.               |

Table 4.2. Alternate functionality overview



| Alternate LOCATION |     |   |     |   |   |   |   |  |
|--------------------|-----|---|-----|---|---|---|---|--|
| Functionality      | 0   | 1 | 2   | 3 | 4 | 5 | 6 | Description  |
| US1_TX             | PC0 |   | PD7 |   |   |   |   | USART1 Asynchronous Transmit.Also used as receive input<br>in half duplex communication.<br>USART1 Synchronous mode Master Output / Slave Input<br>(MOSI). |

# 4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32TG110* is shown in Table 4.3 (p. 49). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

#### Table 4.3. GPIO Pinout

| Port   | Pin<br>15 | Pin<br>14 | Pin<br>13 | Pin<br>12 | Pin<br>11 | Pin<br>10 | Pin<br>9 | Pin<br>8 | Pin<br>7 | Pin<br>6 | Pin<br>5 | Pin<br>4 | Pin<br>3 | Pin<br>2 | Pin<br>1 | Pin<br>0 |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Port A | -         | -         | -         | -         | -         | -         | -        | -        | -        | -        | -        | -        | -        | -        | -        | PA0      |
| Port B | -         | PB14      | PB13      | -         | PB11      | -         | -        | PB8      | PB7      | -        | -        | -        | -        | -        | -        | -        |
| Port C | PC15      | PC14      | -         | -         | -         | -         | -        | -        | -        | -        | -        | -        | -        | -        | PC1      | PC0      |
| Port D | -         | -         | -         | -         | -         | -         | -        | -        | PD7      | PD6      | -        | -        | -        | -        | -        | -        |
| Port E | -         | -         | PE13      | PE12      | -         | -         | -        | -        | -        | -        | -        | -        | -        | -        | -        | -        |
| Port F | -         | -         | -         | -         | -         | -         | -        | -        | -        | -        | -        | -        | -        | PF2      | PF1      | PF0      |

# 4.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32TG110 is shown in Figure 4.2 (p. 49).

#### Figure 4.2. Opamp Pinout



# **B** Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.



# List of Equations

| 3.1. Total ACMP Active Current                         | . 40 |
|--|------|
| 3.2. VCMP Trigger Level as a Function of Level Setting | . 42 |

# silabs.com











