

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0+
Core Size	32-Bit Dual-Core
Speed	100MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	39
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 12x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	49-UFBGA, WLCSP
Supplier Device Package	49-WLCSP (3.44x3.44)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc54113j256uk49z

ColdFire+ Portfolio Introduction

- Integrated capacitive touch sensing support: low power touch sensing interface (TSI)
- Integrated USB 2.0 Full-Speed Device/Host/OTG Controller supporting connection via USB and battery charging
- Synchronous audio interface (SAI) providing a direct interface to codecs and to Inter-IC Sound (I2S) audio devices
- Wide operating voltage range from 1.71 V to 3.6 V with flash programmability and full analog functionality over entire range
- Various timers that support general purpose, PWM, and motor control functions
- GPIO with pin interrupt functionality
- Small footprint packages designed for space-constrained applications
- Rich suite of complimentary runtime software including Freescale's MQX RTOS, a full set of USB class drivers, a cryptographic library, a motor control library, and much more

The ColdFire+ device families are the MCF51QU, MCF51QM, MCF51JU, and MCF51JF.

V1 ColdFire+ MCU Families




Figure 1. ColdFire+ Portfolio

2 Target Applications

ColdFire+ devices are optimal for a myriad of applications. The following table provides a partial list.

Table 1. Target Applications

Target application	Description
Building, home, or industrial automation	Electronic toll collection Magnetic card reader Wireless sensor/control nodes Security/access control HVAC control Light automation
Portable consumer devices	MP3 player accessories Digital radio
Medical devices	Portable medical devices
Mid-end/high-end PC peripheral accessories	High-quality audio via USB Full feature keyboard with touch pad, speakers, and microphone Joysticks
General purpose applications	High-end remote control Metering/instrumentation Video game accessories

3 Block Diagram

The block diagram shows the feature categories of all ColdFire+ device families, including those shared by and differing among the families.

4.1 ColdFire+ Feature Summary

The following table summarizes shared features of ColdFire+ device families. For features that vary by family, see [Table 3](#).

Table 2. Feature Summary

Feature	Details
Hardware Characteristics	
Voltage range	1.71 V to 3.6 V
Flash write voltage	Down to 1.71 V
Packages	32-pin QFN (5 x 5 mm ²) 44-pin QFN (5 x 5 mm ²) 48-pin LQFP (7 x 7 mm ²) 64-pin LQFP (10 x 10 mm ²)
Temperature range, ambient (T _A)	-40°C to 105°C (V temperature)
Temperature range, junction (T _J)	-40°C to 115°C
Core and System	
Central processing unit (CPU)	High-performance Version 1 (V1) ColdFire core with EMAC and DIV hardware acceleration Implements instruction set revision C (ISA_C)
Maximum CPU frequency	50 MHz
Dhrystone 2.1 performance	1.10 DMIPS per MHz performance when executing from internal RAM 0.99 DMIPS per MHz when executing from flash
Interrupt controller (INTC)	Supports 7 priority levels and software interrupt acknowledges
Direct memory access (DMA) controller	Four independently programmable channels provide the means to transfer data directly between system memory and I/O peripherals
Low-leakage wakeup unit (LLWU)	16 external wakeup pins with digital glitch filter 4 internal wakeup sources RESET pin can be treated as reset wakeup in low leakage (LLS and VLLS) modes
Debug	Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM Real-time debug support, with six hardware breakpoints that can be configured to halt the processor or generate debug interrupt Capture of compressed processor status and debug data into trace buffer On-chip trace buffer that provides programmable start/stop recording conditions
Power Management	
Power management controller (PMC)	Various stop, wait, and run modes to enable low power applications: <ul style="list-style-type: none"> Run and stop regulation modes to enable low power MCU operation Several low power and low leakage stop modes Peripheral clock enable register can disable clocks to unused modules, further reducing current consumption Low voltage warning and detect with selectable trip points
3.3 V voltage regulator (VREG)	5 V input, 3.3 V output, up to 120 mA

Table continues on the next page...

Table 2. Feature Summary (continued)

Feature	Details
12-bit digital-to-analog converter (DAC)	1
High-speed comparator (CMP)	1 with 6-bit DAC
Programmable voltage reference (VREF)	1
Timers	
Programmable delay block (PDB)	1 ADC channel (with 2 triggers), 1 DAC channel, and 1 pulse-out to CMP
16-bit flexible timer (FTM0)	Up to 2 channels, with quadrature decoder
16-bit flexible timer (FTM1)	6 channels
16-bit modulo timer (MTIM)	1
Carrier modulator transmitter (CMT)	1
Low-power timers (LPTMR0 and LPTMR1)	Support Time of Day function with an external 32.768 kHz low power crystal oscillator 1-channel, 16-bit pulse counter or periodic interrupt
Communication Interfaces	
16-bit serial peripheral interface (SPI0)	1 with independent 8-byte transmit and receive FIFOs
16-bit serial peripheral interface (SPI1)	1 (without FIFO)
Inter-Integrated Circuit (I ² C)	Up to 4
Universal asynchronous receivers/transmitters (UART0 and UART1)	Serial communications interface (SCI) Support for ISO 7816 protocol for interfacing with smart cards Hardware flow control Higher baud rates (CPU clock) Independent data FIFO for transmit and receive
Human-Machine Interface (HMI)	
Rapid general-purpose input/output (RGPIO) ²	Up to 16 bits of high-speed GPIO functionality connected to the processor's local 32-bit bus with faster set, clear, and toggle functionality
Enhanced general-purpose input/output (EGPIO)	Up to 48 Pin interrupt / DMA request capability Up to 16 EGPIOs (PORTB and PORTC) with digital glitch filter Hysteresis and configurable pullup/pulldown device on all input pins Configurable slew rate and drive strength on all output pins
Touch sensing inputs (TSI)	Up to 16
Interrupt Request Pin (IRQ)	Rising or falling edge selection Level sensitivity option Configurable internal pullup/pulldown Defined as a nonmaskable interrupt request

1. FlexNVM can be used as program flash, as data flash, or, in conjunction with FlexRAM, as high-endurance EEPROM or a combination of data flash and EEPROM.
2. Shared with EGPIO pins

The following table summarizes features that vary by family.

Table 3. Feature Differences

QU	QM	JU	JF	Feature	Details
System Security and Integrity					
No	Yes	No	Yes	Random number generator (RNGB)	Supports both true (TRNG) and pseudo-random number (PRNG) generators
No	Yes	No	Yes	Cryptographic Acceleration Unit (CAU)	Provides hardware encryption for: <ul style="list-style-type: none"> • DES • AES{-128, -192, -256} • SHA-1 and SHA-256 • MD5 Enables more complex algorithms such as 3DES with software encryption libraries that use the preceding basic security blocks
Analog					
No	Yes	No	No	16-bit analog-to-digital converter (ADC)	Up to 18 single-ended channels Up to 2 differential channels (differential pairs)
Yes	No	Yes	Yes	12-bit analog-to-digital converter (ADC)	Up to 19 single-ended channels
Communication Interfaces					
No	No	Yes	Yes	Universal Serial Bus (USB) 2.0 On-the-Go (OTG) controller ¹	Low-speed, full-speed Host, device, and OTG support
No	No	Yes	Yes	USB device charger detect (DCD)	Compliant with USB Battery Charging Specification, Revision 1.1, and supporting programmable timing parameters
No	No	Yes	Yes	Inter-IC Sound (I ² S) / Synchronous Audio Interface (SAI)	1

1. The 3.3 V voltage regulator on all ColdFire+ devices powers the on-chip USB transceiver. The regulator input supports the 5 V supply typically provided by USB VBUS power.

4.2 Features by Package

The following summary identifies some aspects of common family features that vary by package. For a similar summary of features that vary by family and package, refer to [Table 5](#).

Table 4. Feature Summary by Package

Part number xx refers to every family: JF, JU, QM, QU	MCF51xx32VFM	MCF51xx32VHS	MCF51xx64VLF	MCF51xx64VHS	MCF51xx128VHS	MCF51xx128VLH
Package type and number of pins	32-pin QFN	44-pin QFN	48-pin LQFP	44-pin QFN		64-pin LQFP
Package dimensions (mm x mm)	5x5	5x5	7x7	5x5		10x10
Core Processor						

Table continues on the next page...

Table 4. Feature Summary by Package (continued)

Part number xx refers to every family: JF, JU, QM, QU	MCF51xx32VFM	MCF51xx32VHS	MCF51xx64VLF	MCF51xx64VHS	MCF51xx128VHS	MCF51xx128VLH
Package type and number of pins	32-pin QFN	44-pin QFN	48-pin LQFP	44-pin QFN		64-pin LQFP
Package dimensions (mm x mm)	5x5	5x5	7x7	5x5		10x10
I ² C	3					4
Human-Machine Interface (HMI)						
Touch sensing inputs (TSI)	5	7	8	7		16
Total GPIO pins ²	22	31	35	31		48
Pin interrupts	22	31	35	31		48
RGPIO	5	8	10	8		16

1. When an FTM channel pin is not present in a package, the channel's internal functionality remains available. In packages where FTM0 channel 0 is not available, the comparator can be used to connect an external input to FTM channel 0.
2. GPIO numbers include RGPIO

The following summary identifies features that vary by family *and* package.

Table 5. Feature Differences by Family and Package

QU	QM	JU	JF	Feature	32VFM	32VHS	64VLF	64VHS	128VHS	128VLH
Yes	Yes	Yes	Yes	Package type and number of pins	32-pin QFN	44-pin QFN	48-pin LQFP	44-pin QFN		64-pin LQFP
Yes	Yes	Yes	Yes	Package dimensions (mm x mm)	5x5	5x5	7x7	5x5		10x10
System Security and Integrity										
No	Yes	No	Yes	Cryptographic acceleration unit (CAU)						
No	Yes	No	Yes	Random number generator (RNGB)						
Analog										
No	Yes	No	No	16-bit ADC single ended	11 ch		12 ch		18 ch	
No	Yes	No	No	16-bit ADC differential	2 ch (differential pair)					
Yes	No	No	No	12-bit ADC single ended (Qx families)	8 ch	11 ch	13 ch	11 ch		19 ch
No	No	Yes	Yes	12-bit ADC single ended (Jx families)	6 ch	9 ch	11 ch	9 ch		17 ch
Communication Interfaces										
No	No	Yes	Yes	USB 2.0 OTG LS/FS ¹						
No	No	Yes	Yes	USB DCD						
No	No	Yes	Yes	I ² S/SAI						

1. The 3.3 V voltage regulator on all ColdFire+ devices powers the on-chip USB transceiver. The regulator input supports the 5 V supply typically provided by USB VBUS power.

4.3 Power modes

The V1 ColdFire CPU has two primary modes of operation, run and stop. The STOP instruction can invoke both stop and wait modes. The CPU does not differentiate between stop and wait modes. Stop, wait, and run are augmented in a number of ways to provide a lower-power MCU based on application needs.

The System Mode Controller (SMC) in ColdFire+ device families provides multiple power options. The Very Low Power Run (VLPR) operating mode can drastically reduce runtime power when maximum processor frequency is not required. Corresponding wait and stop modes are the Very Low Power Wait (VLPW) and Very Low Power Stop (VLPS) modes.

Depending on the stop requirements of the user application, a variety of stop modes are available that provide state retention, partial power down, or full power down of certain logic and/or memory. I/O states are held in all modes of operation. The following table compares the various power modes available.

Table 6. MCU power modes

Power mode	Description	Normal recovery method
Normal run	Allows maximum performance of MCU.	-
Normal wait	Allows peripherals to function while allowing CPU to sleep, reducing power.	Interrupt
Normal stop	Places MCU in static state. Lowest power mode that retains all registers while maintaining LVD protection.	Interrupt
VLPR (Very Low Power Run)	Regulator in low power mode, LVD off. Maximum 2 MHz clock source to core and 1 MHz to peripherals and flash. ¹	Interrupt
VLPW (Very Low Power Wait)	Similar to VLPR, with CPU in sleep to further reduce power.	Interrupt
VLPS (Very Low Power Stop)	Places MCU in static state, with LVD operation off. Lowest power mode with ADC and pin interrupts functional. LPTMRs, TSI, CMP, 12-bit DAC functional.	Interrupt
LLS (Low Leakage Stop)	State retention power mode. LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM and 32-byte Register File powered.	LLWU interrupt
VLLS3 (Very Low Leakage Stop3)	LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM and 32-byte Register File powered.	Wakeup reset
VLLS2 (Very Low Leakage Stop2)	LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. Portion of RAM powered off. 32-byte Register File powered.	Wakeup reset
VLLS1 (Very Low Leakage Stop1)	LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM powered off. 32-byte Register File powered.	Wakeup reset

1. Some peripherals, such as the UARTs, use the system clock.

The following table summarizes the operation of each module in the low power modes.

Table 7. Module operation in low power modes

Module	STOP	VLPR	VLPW	VLPS	LLS	VLLSx
System peripherals						
CPU clock	OFF	2 MHz maximum	OFF	OFF	OFF	OFF
System clock	OFF	2 MHz maximum	2 MHz maximum	OFF	OFF	OFF

Table continues on the next page...

Table 7. Module operation in low power modes (continued)

Module	STOP	VLPR	VLPW	VLPS	LLS	VLLSx
CMP	HS or LS compare ⁶	FF	FF	HS or LS compare ⁶	LS compare ⁷	LS compare ^{7,8}
6-bit DAC (integrated with CMP)	Static	FF	FF	Static	Static	Static
VREF	FF	FF	FF	FF	Static	OFF
12-bit DAC	Static	FF	FF	Static	Static	Static
Timers						
FTM	Static	FF	FF	Static	Static	OFF
MTIM	Static	FF	FF	Static	Static	OFF
PDB	Static	FF	FF	Static	Static	OFF
LPTMR	FF	FF	FF	FF	FF	FF
CMT	Static	FF	FF	Static	Static	OFF
Communication interfaces						
UART	Static, wakeup on edge	125 kbps	125 kbps	Static, wakeup on edge	Static	OFF
SPI	Static	500 kbps in master mode, 250 kbps in slave mode	500 kbps in master mode, 250 kbps in slave mode	Static	Static	OFF
I ² C	Static, address match wakeup	50 kbps	50 kbps	Static, address match wakeup	Static	OFF
USB FS/LS	Static	Static	Static	Static	Static	OFF
USB DCD	Static	FF	FF	Static	Static	OFF
I ² S/SAI	FF with external clock ⁹	Maximum 2 Mbps	Maximum 2 Mbps	Maximum 2 Mbps ⁹	Static	OFF
Human-machine interface (HMI)						
EGPIO	Wakeup	FF	FF	Wakeup	Static, pins latched	OFF, pins latched
RGPIO	Static	FF	FF	Static	Static	OFF
TSI	Wakeup	FF	FF	Wakeup	Wakeup ¹⁰	Wakeup ¹⁰
IRQ	Wakeup	FF	FF	Wakeup	Static, pins latched	OFF, pins latched

- Using the LLWU module, the external pins available for this MCU do not require the associated peripheral function to be enabled. The only requirement is for the function controlling the pin (GPIO or peripheral) to be configured as an input to allow a transition to occur to the LLWU.
- For the RAM3 size on a particular device, refer to the total RAM size provided in [Feature Summary by Package](#).
- In VLPR mode, FlexRAM enabled as EEPROM is not writable (writes are ignored) but can be read. There are no access restrictions in VLPR mode for FlexRAM configured as traditional RAM.
- FlexRAM is always powered off in VLLSx modes.
- Before executing an entry to VLPR mode, the MCG must be in one of two of its operating modes, each with a particular clock source selected:
 - Either the MCG must be in its BLPE operating mode with only the low gain oscillator selected, or
 - The MCG must be in its BLPI operating mode with only the 2 MHz IRC selected.
- The CMP in stop or VLPS mode supports high speed or low speed, external pin-to-pin or external pin-to-DAC compares. Windowed, sampled, and filtered modes of operation are not available in stop, VLPS, LLS, or VLLSx modes.

Core and System

7. The CMP in LLS or VLLSx mode supports only low speed, external pin-to-pin or external pin-to-DAC compares. Windowed, sampled, and filtered modes of operation are not available in stop, VLPS, LLS, or VLLSx modes.
8. In VLLSx modes, the CMP0_OUT signal is gated until after MCU recovery.
9. Use an externally generated bit clock or an externally generated audio master clock (including EXTAL).
10. TSI wakeup from LLS and VLLSx modes is limited to a single selectable pin.

NOTE

- *ON* means the module is operational by default in the designated power mode.
- *FF* means "full functionality." The user has the option to enable the module's operation in the designated power mode. In VLPR and VLPW modes, the system frequency might limit some modules.
- *Static* means the digital modules' register states and associated memories are held.
- *Powered* means memory is powered to retain contents.
- *Low power* means flash has a low power state that retains configuration registers to support faster wakeup.
- *Wakeup* means the module can serve as a wakeup source for the chip.
- *OFF* means the module is powered off and is in a reset state upon wakeup.

4.4 Module-by-Module Feature List

These descriptions extend the feature summaries.

4.4.1 Core and System

4.4.1.1 32-bit Version 1 ColdFire Central Processing Unit (CPU)

- Up to 50 MHz V1 Coldfire CPU from 1.71 V to 3.6 V across temperature range of –40°C to 105°C
- Two-stage instruction fetch pipeline (IFP) (plus optional instruction buffer stage)
- Two-stage operand execution pipeline (OEP)
- Dhrystone 2.1 performance:
 - 1.10 DMIPS per MHz performance when running from internal RAM
 - 0.99 DMIPS per MHz when running from flash
- Implements instruction set architecture C (ISA_C)
- EMAC and hardware DIV modules

4.4.1.2 Debug

- Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM connection
- Real-time debug support, with six hardware breakpoints (four PC, one address pair, and one data) that can be configured into 1- or 2-level triggers and can be configured to halt the processor or generate debug interrupt
- Capture of compressed processor status and debug data into on-chip trace buffer provides program (and optional slave bus data) trace capabilities
- On-chip trace buffer provides programmable start/stop recording conditions
- Debug resources are accessible via single-pin BDM interface or the privileged WDEBUG instruction

4.4.1.3 V1 ColdFire Interrupt Controller (CF1_INTIC)

- Support for up to 44 peripheral I/O interrupt requests and 7 software interrupt requests (1 per level)

- Fixed association between interrupt request source and level plus priority; up to two requests can be remapped to the highest maskable level plus priority
- Unique vector number for each interrupt source
- Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance

4.4.1.4 Crossbar Switch

- Hardware interconnect matrix interfacing bus masters to bus slaves
- Two-stage pipelined system bus protocol
- Support for concurrent data transfers to all crossbar slave targets
- Programmable fixed priority or round robin arbitration

4.4.1.5 DMA Controller

- Four independently programmable DMA controller channels provides the means to directly transfer data between system memory and I/O peripherals
- DMA controller is capable of functioning in run and wait modes of operation
- Dual-address transfers via 32-bit master connection to the system bus
- Data transfers in 8-, 16-, or 32-bit blocks
- Continuous-mode or cycle-steal transfers from software or peripheral initiation
- One programmable input selected from 16 possible peripheral requests per channel

4.4.2 Power Management

4.4.2.1 Power Management Controller (PMC)

- Separate digital (regulated) and analog (referenced to digital) supply outputs
- Programmable low power modes
- No output supply decoupling capacitors required
- Wake-up from low power modes via internal modules and external inputs
- Integrated Power-on Reset (POR) providing brownout detection in all power modes
- Integrated Low Voltage Detect (LVD) with reset capability
- Selectable LVD trip points
- Programmable Low Voltage Warning (LVW) interrupt capability
- Buffered bandgap reference voltage output
- Factory programmed trim for bandgap and LVD
- 1 kHz Low Power Oscillator (LPO)

4.4.2.2 Voltage Regulator (VREG)

- 3.3 V regulated output can power MCU main power supply
- Output pin from regulator can power external board components and source up to 120 mA maximum
- Eliminates cost of external LDO
- For devices with integrated USB controller:
 - 5 V regulator input typically provided by USB VBUS power
 - 3.3 V regulated output powers on-chip USB transceiver

4.4.3 Memory and Memory Interfaces

4.4.3.1 On-Chip Memory

- Up to 160 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 128 KB program flash array
 - FlexMemory for additional data/program space or up to 2 KB enhanced EEPROM
 - 32 KB FlexNVM
 - 2 KB FlexRAM (can be used as normal RAM if enhanced EEPROM is not used)
 - Separate block protection for standard flash array and FlexMemory (including data and EEPROM)
- Up to 32 KB random access memory (RAM)
- 32-byte register file, powered in all modes
- Security circuitry to prevent unauthorized access to RAM and flash contents

4.4.3.2 External Bus Interface (Mini-FlexBus)

- Two independent, user-programmable chip-select signals that can gluelessly interface with external RAM, PROM, EPROM, EEPROM, flash, and other peripherals
- 8-bit and 16-bit port sizes with configuration for multiplexed or nonmultiplexed address and data buses
- Byte, word, and longword transfers
- Programmable address-setup time with respect to the assertion of chip select
- Programmable address-hold time with respect to the negation of chip select and transfer direction

4.4.4 Clocks

- Frequency-locked loop (FLL)
 - Digitally controlled oscillator (DCO) with programmable frequency range
 - Option to program DCO frequency for a 32.768 kHz external reference clock source
 - Internal or external reference clock can be used to control the FLL
- Phase-locked loop (PLL)
 - Voltage-controlled oscillator (VCO)
 - External reference clock is used as the PLL source
 - Modulo VCO frequency divider phase/frequency detector
 - Integrated loop filter
- Internal reference clock (IRC) generator
 - 32 kHz low range clock with 9 trim bits for accuracy
 - 2 MHz fast clock with 3 trim bits
 - Low range clock can be used to control the FLL
 - Low range or fast clock can be selected as MCU's clock source
 - Can be used as a clock source for other on-chip peripherals
- External clock (ERCLK) from the Crystal Oscillator (XOSC)
 - Can be used as the FLL and/or PLL source
 - Can be selected as the clock source for the MCU
- External clock monitor with reset request capability
- Lock detector with interrupt request capability for use with the PLL
- Auto Trim Machine (ATM) for trimming both the low range and fast internal reference clocks
- Reference dividers for both the FLL and PLL are provided
- Clock source selected can be divided down by 1, 2, 4, 8, or 16

4.4.5 System Security and Integrity

4.4.5.1 Cryptographic Acceleration Unit (CAU)

- Tightly coupled execution unit accessed with ColdFire coprocessor instructions
- Hardware acceleration of the following cryptographic algorithms: DES, AES-128, AES-192, AES-256, MD5, SHA-1, and SHA-256 (enables more complex algorithms such as 3DES with software encryption libraries that use these basic hardware security blocks)
- Simple, flexible programming model; very efficient ASM library is provided
- ColdFire CAU Software Library: available at <http://freescale.com>

4.4.5.2 Random Number Generator (RNGB)

- National Institute of Standards and Technology (NIST)-capable pseudo-random number generator (reference: <http://csrc.nist.gov>)
- Support for the key generation algorithm defined in the Digital Signature Standard (reference: <http://www.itl.nist.gov/fipspubs/fip186.htm>)
- Integrated entropy sources capable of providing the RNGB with entropy for its seed

4.4.5.3 Cyclic Redundancy Check (CRC)

- Hardware CRC generator circuit using 16-bit or 32-bit (programmable) shift register
- Programmable initial seed value and polynomial
- Error detection for all single, double, and odd errors as well as most multibit errors
- Optional feature to transpose input data and CRC result via transpose register (required for certain CRC standards)
- Final XOR of the output (some CRCs have final XOR of their checksum with protocol-specified value)

4.4.5.4 COP Watchdog Module

- Independent clock source input (independent from CPU/bus clock)
- Choice between two clock sources:
 - LPO oscillator
 - Bus clock

4.4.6 Analog

4.4.6.1 16-bit Successive Approximation Analog-to-Digital Converter (ADC)

- Linear successive approximation algorithm with up to 16-bit resolution
- Output modes:
 - Differential 16-bit, 13-bit, 11-bit, and 9-bit modes, in two's complement 16-bit sign-extended format
 - Single-ended 16-bit, 12-bit, 10-bit, and 8-bit modes, in right-justified unsigned format
- Single or continuous conversion
- Configurable sample time and conversion speed/power
- Conversion complete and hardware average complete flag and interrupt

4.4.6.4 12-bit Digital-to-Analog Converter (DAC)

- 12-bit resolution
- Guaranteed 6-sigma monotonicity over input word
- High-speed and low-speed conversions: 1 μ s conversion rate for high speed, 2 μ s for low speed
- Power-down mode
- Choice of asynchronous or synchronous updates
- Automatic mode allows the DAC to generate its own output waveforms including square, triangle, and sawtooth
- Automatic mode allows programmable period, update rate, and range
- DMA support with configurable watermark level

4.4.6.5 Voltage Reference (VREF)

- Programmable trim register with 0.5 mV steps, automatically loaded with room temperature value upon reset
- Programmable mode selection:
 - Off
 - Bandgap out (or stabilization delay)
 - Low-power buffer mode
 - Tight-regulation buffer mode
- 1.2 V output at room temperature
- Dedicated output pin

4.4.7 Timers

4.4.7.1 FlexTimer (FTM)

- Selectable FTM source clock
- Programmable prescaler
- 16-bit counter supporting free-running or initial/final value, and counting is up or up-down
- Input capture, output compare, and edge-aligned and center-aligned PWM modes
- Input capture and output compare modes
- Operation of FTM channels as pairs with equal outputs, pairs with complementary outputs, or independent channels with independent outputs
- Deadtime insertion is available for each complementary pair
- Generation of hardware triggers
- Software control of PWM outputs
- Configurable channel polarity
- Programmable interrupt on input capture, reference compare, overflowed counter, or detected fault condition

4.4.7.2 Carrier Modulator Transmitter (CMT)

- Four modes of operation
 - Time with independent control of high and low times
 - Baseband
 - Frequency shift key (FSK)
 - Direct software control of IRO pin
- Extended space operation in time, baseband, and FSK modes
- Selectable input clock divide
- Interrupt on end of cycle

Communication Interfaces

- Ability to disable IRO pin and use as timer interrupt
- DMA Support

4.4.7.3 Programmable Delay Block (PDB)

- 16-bit resolution with prescaler
- Positive transition of trigger event signal initiates the counter
- Supports two triggered delay outputs signals, each with an independently controlled delay from the trigger event
- Outputs can be ORed together to schedule two conversions from one input trigger event
- Outputs can schedule precise edge placement for a pulsed output. This feature is used to generate the control signal for the CMP's windowing feature and output to a package pin if needed for applications, such as critical conductive mode power factor correction.
- Continuous-pulse output or single-shot mode supported
- Supports bypass mode
- Each output is independently enabled
- Seven possible trigger events

4.4.7.4 Modulo Timer (MTIM)

- 16-bit up-counter
 - Free-running or 16-bit modulo
 - Software controllable interrupt on overflow
 - Counter reset bit (TRST)
 - Counter stop bit (TSTP)
- Four software selectable clock sources for input to prescaler:
 - System bus clock — rising edge
 - Fixed frequency clock (XCLK) — rising edge
 - External clock source on the TCLK pin — rising edge
 - External clock source on the TCLK pin — falling edge
- Nine selectable clock prescale values:
 - Clock source divide by 1, 2, 4, 8, 16, 32, 64, 128, or 256

4.4.7.5 Low Power Timer (LPT)

- Operation as timer or pulse counter
- Selectable clock for prescaler/glitch filter
 - 1 kHz internal LPO
 - External low power crystal oscillator
 - Internal reference clock (not available in low leakage power modes)
 - Secondary external reference clock (for example, 32 kHz crystal)
- Configurable glitch filter or prescaler with 5-bit counter
- Interrupt generated on timer compare
- Hardware trigger generated on timer compare

4.4.8 Communication Interfaces

4.4.8.1 USB On-the-Go Controller

- USB 1.1 and 2.0 compliant full-speed device/Host controller

- On-the-Go protocol logic
- 16 bidirectional endpoints
- DMA or FIFO data stream interfaces
- Low-power consumption

4.4.8.2 USB Device Charge Detect (DCD)

- Compliant with the latest industry standard specification, USB Battery Charging Specification, Revision 1.1
- Compatible with systems powered from:
 - Rechargeable battery
 - Nonrechargeable battery
 - External 3.3 V LDO regulator powered from USB or directly from USB using internal regulator
- Programmable event timers for flexibility and better compatibility with future updates to the standards
- Minimal configuration required:
 - Set the clock frequency and enable the module
 - Preprogrammed default values ensure compatibility with the USB Battery Charging Specification, Revision 1.1

4.4.8.3 Inter-IC Sound (I2S) / Synchronous Audio Interface (SAI)

- Support for full-duplex serial interfaces with frame synchronization such as I²S, AC97, and CODEC/DSP interfaces
- Two independent bit clock / frame sync pairs
- Four software configurable transmit or receive channels that can be software allocated to any bit clock / frame sync pair
- Independent 16 word x 32-bit FIFO per channel
- Graceful restart after FIFO Error
- Operation in stop modes

4.4.8.4 Universal Asynchronous Receiver/Transmitter (UART)

- Support for ISO 7816 protocol for interfacing with smart cards
- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit baud rate selection with fractional divide of 32
- Programmable 8-bit or 9-bit data format
- Separately enabled transmitter and receiver
- Programmable transmitter output polarity
- Programmable receive input polarity
- 13-bit break character option
- 11-bit break character detection option
- Parameterizable buffer support for one dataword for each transmit and receive
- Independent FIFO structure for transmit and receive
- Two receiver wakeup methods:
 - Idle line wakeup
 - Address mark wakeup
- Address match feature in receiver to reduce address mark wakeup ISR overhead
- Ability to select MSB or LSB to be first bit on wire
- Hardware flow control support for request to send (RTS) and clear to send (CTS) signals
- Interrupt-driven operation with 11 flags:
 - Transmitter data buffer at or below watermark
 - Transmission complete
 - Receiver data buffer at or above watermark
 - Idle receiver input
 - Receiver overrun

Human-Machine Interface (HMI)

- Receiver data buffer underflow
- Noise error
- Framing error
- Parity error
- Active edge on receive pin
- LIN break detect
- Receiver framing error detection
- Hardware parity generation and checking
- 1/16 bit-time noise detection
- 5 channel DMA requests

4.4.8.5 Inter-Integrated Circuit (I2C)

- Compatible with I²C bus standard and *SMBus Specification Version 2* features
- Up to 100 kbps with maximum bus loading
- Multimaster operation
- Software programmable for one of 64 different serial clock frequencies
- Programmable slave address and glitch input filter
- Interrupt driven byte-by-byte data transfer or DMA support
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Bus busy detection broadcast and 10-bit address extension
- Address matching causes wakeup when processor is in low power modes

4.4.8.6 Serial Peripheral Interface (SPI)

- Master and slave mode
- Full-duplex, three-wire synchronous transfers
- Programmable transmit bit rate
- Double-buffered transmit and receive data registers
- Serial clock phase and polarity options
- Slave select output
- Mode fault error flag with CPU interrupt capability
- Control of SPI operation during wait mode
- Selectable MSB-first or LSB-first shifting
- Programmable 8-bit or 16-bit data transmission length
- Receive data buffer hardware match feature
- 64-bit FIFO mode for high speed transfers of large amounts of data (SPI0 only)
- Support for both transmit and receive by DMA

4.4.9 Human-Machine Interface (HMI)

4.4.9.1 Touch Sensing Input (TSI)

- Support for as many as 16 input capacitive touch sensing pins with individual result registers
- Automatic detection of Electrode Capacitance Change with programmable upper and lower threshold
- Automatic periodic scan unit with different duty cycles for run and low power modes
- Full support (with Freescale's touch sensing software library suite) for implementing keypads, rotaries, and sliders
- Operation across all low power modes: wait, stop, VLPR, VLPW, VLPS, LLS, VLLSx
- Capability to wake MCU from low power modes

- Configurable interrupts:
 - End-of-Scan or Out-of-Range interrupt
 - TSI Error Interrupts: pad short to Vdd/Vss or Conversion Overrun
- Standalone operation not requiring any external crystal even in low power modes
- Configurable integration of each electrode capacitance measurement from 1 to 32 times
- Programmable Electrode Oscillator and TSI Reference Oscillator for high sensitivity, small scan time, and low power functionality
- Only one pin per electrode implementation with no external hardware required

4.4.9.2 Enhanced General Purpose Input/Output (EGPIO)

- Programmable glitch filter on up to 16 input pins and interrupt with selectable polarity on all input pins
- Hysteresis and configurable pullup/pulldown device on all input pins
- Configurable slew rate and drive strength on all output pins
- Independent pin value register to read logic level on digital pin

4.4.9.3 Rapid General Purpose Input/Output (RGPIO)

- Package pin toggle rates typically faster than comparable pins mapped onto peripheral bus
- 16 bits of high-speed GPIO functionality in memory-mapped device connected to the ColdFire core's local 32-bit bus
 - All reads and writes complete in a single data phase cycle for zero wait-state response
 - Data bits can be accessed directly or via alternate addresses to provide set, clear, and toggle functions
 - Unique data direction and pin enable control registers

5 Developer Environment

Freescall's ColdFire products are supported by a widespread, established network of tools and third party developers and software vendors. The ColdFire+ MCU families take advantage of these and similar development resources.

5.1 Freescale's Tower System Support

Freescall's Tower System is a modular development platform for 8-bit, 16-bit, and 32-bit microcontrollers that enables advanced development through rapid prototyping. Featuring multiple development boards or modules, the Tower System provides designers with building blocks for entry-level to advanced microcontroller development.

The Freescale Tower System

Primary Elevator

- Common serial and expansion bus signals
- Two 2x80 connectors on backside for easy signal access and side-mounting board (i.e. LCD module)
- Power regulation circuitry
- Standardized signal assignments

Board Connectors

- Four card-edge connectors
- Uses PCI Express® connectors (x16, 90 mm/3.5" long, 164 pins)

Peripheral Module

- (i.e. serial, prototype, etc.)

MCU/MPU Module

- Tower controller board
- Works stand-alone or in Tower System
- Features new on-board debug interface for easy programming and debugging via mini-B USB cable

Secondary Elevator

- Additional serial and expansion buses and peripheral interfaces

Size

- Tower is approx. 3.5" H x 3.5" W x 3.5" D when fully assembled

Figure 3. Freescale's Tower System

Table 8. Tower Modules for ColdFire+ MCU Families

Microcontroller Modules	Features
ColdFire+ JF Family MCU Module	JF family 128 KB flash MCU in 64 LQFP package
TWR-MCF51JF	On-board BDM debug interface
TWR-MCF51JF-KIT (contains TWR-ELEV and TWR-PROTO)	Access to all features
ColdFire+ QM Family MCU Module	QM family 128 KB flash MCU in 64 LQFP package
TWR-MCF51QM	On-board BDM debug interface
TWR-MCF51QM-KIT (contains TWR-ELEV and TWR-PROTO)	Access to all features

- Full and lightweight components: Key components are included in both full and lightweight versions for further control of size, RAM/ROM utilization, and performance options.
- Real-time, priority-based, preemptive multithreading: Allows high-priority threads to meet their deadlines consistently, no matter how many other threads are competing for CPU time.
- Scheduling: Enables faster development time by offloading from developers the task of creating or maintaining an efficient scheduling system and interrupt handling.
- Code reuse: Provides a framework with a simple, intuitive API to build and organize the features across Freescale's broad portfolio of embedded processors.
- Fast boot sequence: Ensures the application is running quickly after the hardware has been reset.
- Simple Message Passing: Messages can be passed either from a system pool or a private pool, sent with either urgent status or a user-defined priority, and broadcast or task specific. For maximum flexibility, a receiving task can operate on either the same CPU as the sending task or on a different CPU within the same system.

MQX RTOS—Customizable Component Set




Figure 5. MQX Customizable Component Set

5.4 Additional Software Stacks Provided

- Complimentary software driver library for the hardware Cryptographic Acceleration Unit (CAU) provides basic encryption for all functions directly supported by the hardware: DES, AES-128, AES-192, AES-256, SHA-1, SHA-256, and MD5
- Complimentary ColdFire/ColdFire+ Digital Signal Processing Library using the EMAC hardware unit
- Complimentary Bare-metal/No OS USB Stack complete with Personal Health Card Device (PHDC), Mass Storage (MSC), Communications Device (CDC), human interface device (HID), and audio classes
- Touch Sensing Software Suite

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2010–2013 Freescale Semiconductor, Inc.