



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC 2.2
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8321ezqaddc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## **1.3 Security Engine**

The security engine is optimized to handle all the algorithms associated with IPSec, IEEE 802.11i<sup>TM</sup> standard, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are:

- Data encryption standard execution unit (DEU), supporting DES and 3DES
- Advanced encryption standard unit (AESU), supporting AES
- Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any algorithm
- One crypto-channel supporting multi-command descriptor chains

# 1.4 DDR Memory Controller

The MPC8323E DDR1/DDR2 memory controller includes the following features:

- Single 32-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 266-MHz data rate
- Support for two ×16 devices
- Support for up to 16 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O
- Support for 1 chip select only
- FCRAM, ECC, hardware/software calibration, bit deskew, QIN stage, or atomic logic are not supported.

# 1.5 PCI Controller

The MPC8323E PCI controller includes the following features:

- PCI Specification Revision 2.3 compatible
- Single 32-bit data PCI interface operates up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting three external masters on PCI
- Selectable hardware-enforced coherency

# **1.6 Programmable Interrupt Controller (PIC)**

The programmable interrupt controller (PIC) implements the necessary functions to provide a flexible solution for general-purpose interrupt control. The PIC programming model is compatible with the MPC8260 interrupt controller, and it supports 8 external and 35 internal discrete interrupt sources. Interrupts can also be redirected to an external interrupt controller.



Electrical Characteristics

## 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	42	OV <sub>DD</sub> = 3.3 V
PCI signals	25	
DDR1 signal	18	GV <sub>DD</sub> = 2.5 V
DDR2 signal	18	GV <sub>DD</sub> = 1.8 V
DUART, system control, I2C, SPI, JTAG	42	OV <sub>DD</sub> = 3.3 V
GPIO signals	42	OV <sub>DD</sub> = 3.3 V

Table 3. Output Drive Capability

## 2.1.4 Input Capacitance Specification

Table 4 describes the input capacitance for the CLKIN pin in the MPC8323E.

**Table 4. Input Capacitance Specification** 

Parameter/Condition	Symbol	SymbolMinMaxUnitC168pF		Unit	Notes
Input capacitance for all pins except CLKIN		6	8	pF	—
Input capacitance for CLKIN	C <sub>ICLKIN</sub>	10	_	pF	1

Note:

1. The external clock generator should be able to drive 10 pF.

# 2.2 Power Sequencing

The device does not require the core supply voltage  $(V_{DD})$  and IO supply voltages  $(GV_{DD} \text{ and } OV_{DD})$  to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage  $(V_{DD})$  before the I/O voltage  $(GV_{DD})$  and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating PORESET.

Note that there is no specific power down sequence requirement for the device. I/O voltage supplies  $(GV_{DD})$  and  $OV_{DD}$  do not have any ordering requirements with respect to one another.



#### DDR1 and DDR2 SDRAM

Figure 5 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).




Figure 5. Timing Diagram for t<sub>DDKHMH</sub>

Figure 6 shows the DDR1 and DDR2 SDRAM output timing diagram.




Figure 6. DDR1 and DDR2 SDRAM Output Timing Diagram



**Ethernet and MII Management** 

(management data clock). The MII and RMII are defined for 3.3 V. The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

## 8.1.1 DC Electrical Characteristics

All MII and RMII drivers and receivers comply with the DC parametric attributes specified in Table 22.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage 3.3 V	OV <sub>DD</sub>	-	_	2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	OV <sub>DD</sub> = Min	2.40	OV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0 mA	OV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	—	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	—	-0.3	0.90	V
Input current	I <sub>IN</sub>	0 V ≤ V <sub>IN</sub>	$V \le ON^{DD}$	—	±5	μA

Table 22. MII and RMII DC Electrical Characteristics

# 8.2 MII and RMII AC Timing Specifications

The AC timing specifications for MII and RMII are presented in this section.

## 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 8.2.1.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

### Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	_	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise time	t <sub>MTXR</sub>	1.0	—	4.0	ns



## 8.2.2.1 RMII Transmit AC Timing Specifications

Table 23 provides the RMII transmit AC timing specifications.

#### Table 25. RMII Transmit AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Мах	Unit
REF_CLK clock	t <sub>RMX</sub>	_	20	_	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35	_	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	<sup>t</sup> RMTKHDX	2	_	10	ns
REF_CLK data clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>RMXR</sub>	1.0	_	4.0	ns
REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t <sub>RMXF</sub>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

### Figure 10 shows the RMII transmit AC timing diagram.




Figure 10. RMII Transmit AC Timing Diagram

## 8.2.2.2 RMII Receive AC Timing Specifications

Table 24 provides the RMII receive AC timing specifications.

### Table 26. RMII Receive AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Мах	Unit
REF_CLK clock period	t <sub>RMX</sub>	_	20	_	ns
REF_CLK duty cycle	t <sub>RMXH</sub> /t <sub>RMX</sub>	35	_	65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t <sub>RMRDVKH</sub>	4.0	_	_	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t <sub>RMRDXKH</sub>	2.0	_	_	ns
REF_CLK clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max)	t <sub>RMXR</sub>	1.0	_	4.0	ns



Local Bus

Figure 13 shows the MII management AC timing diagram.




Figure 13. MII Management Interface Timing Diagram

# 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8323E.

# 9.1 Local Bus DC Electrical Characteristics

Table 29 provides the DC electrical characteristics for the local bus interface.

Table 29. Local Bus DC Electrical Characteristics
---

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> - 0.2	_	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V
Input current	I <sub>IN</sub>	—	±5	μA

# 9.2 Local Bus AC Electrical Specifications

Table 30 describes the general timing parameters of the local bus interface of the MPC8323E.

Table 30. Local Bus General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	—	ns	2
Input setup to local bus clock (LCLKn)	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock (LCLKn)	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5



Figure 21 provides the boundary-scan timing diagram.





Figure 21. Boundary-Scan Timing Diagram






Figure 22. Test Access Port Timing Diagram



# 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

# 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

## Table 33. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	—
Low level output voltage	V <sub>OL</sub>	0	0.4	V	1
Output fall time from $V_{IH}$ (min) to $V_{IL}$ (max) with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	Cl	—	10	pF	—
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	—	±5	μA	4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for information on the digital filter used.

4. I/O pins obstructs the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 34 provides the AC timing parameters for the  $I^2C$  interface of the MPC8323E.

## Table 34. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 33).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	_	μs
High period of the SCL clock	t <sub>l2CH</sub>	0.6	—	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μs
Data setup time	t <sub>i2DVKH</sub>	100	—	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	$\overline{0^2}$	 0.9 <sup>3</sup>	μs



PCI

### Table 37 shows the PCI AC timing specifications at 33 MHz.

Table 37. PCI AC Timing S	Specifications at 33 MHz
---------------------------	--------------------------

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Clock to output valid	<sup>t</sup> PCKHOV	_	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedence	t <sub>PCKHOZ</sub>	-	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	_	ns	2, 4

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 25 provides the AC test load for PCI.




Figure 25. PCI AC Test Load

Figure 26 shows the PCI input AC timing conditions.





Figure 26. PCI Input AC Timing Measurement Conditions



Figure 29 provides the AC test load for the GPIO.



# 15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8323E.

## **15.1 IPIC DC Electrical Characteristics**

Table 42 provides the DC electrical characteristics for the external interrupt pins of the MPC8323E.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	—	±5	μA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

Table 42. IPIC DC Electrical Characteristics<sup>1,2</sup>

#### Notes:

1. This table applies for pins IRQ[0:7], IRQ\_OUT, MCP\_OUT, and CE ports Interrupts.

2. IRQ\_OUT and MCP\_OUT are open drain pins, thus V<sub>OH</sub> is not relevant for those pins.

# 15.2 IPIC AC Timing Specifications

Table 43 provides the IPIC input and output AC timing specifications.

### Table 43. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs-minimum pulse width	t <sub>PIWID</sub>	20	ns

#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working
in edge triggered mode.



# **18 UTOPIA**

This section describes the UTOPIA DC and AC electrical specifications of the MPC8323E.

NOTE

The MPC8321E and MPC8321 do not support UTOPIA.

## **18.1 UTOPIA DC Electrical Characteristics**

Table 48 provides the DC electrical characteristics for the MPC8323E UTOPIA.

#### Table 48. UTOPIA DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le OV_{DD}$	_	±5	μA

## **18.2 UTOPIA AC Timing Specifications**

Table 49 provides the UTOPIA input and output AC timing specifications.

Table 49. UTOPIA AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
UTOPIA outputs—Internal clock delay	t <sub>UIKHOV</sub>	0	5.5	ns
UTOPIA outputs—External clock delay	t <sub>UEKHOV</sub>	1	8	ns
UTOPIA outputs—Internal clock high impedance	tuikhox	0	5.5	ns
UTOPIA outputs—External clock high impedance	t <sub>UEKHOX</sub>	1	8	ns
UTOPIA inputs—Internal clock input setup time	t <sub>UIIVKH</sub>	8	_	ns
UTOPIA inputs—External clock input setup time	t <sub>UEIVKH</sub>	4	_	ns
UTOPIA inputs—Internal clock input hold time	t <sub>UIIXKH</sub>	0	—	ns
UTOPIA inputs—External clock input hold time	t <sub>UEIXKH</sub>	1	_	ns


#### Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA outputs internal timing (UI) for the time t<sub>UTOPIA</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub></sub>



Package and Pin Listings



#### Notes:

1.All dimensions are in millimeters.

2.Dimensions and tolerances per ASME Y14.5M-1994.

3.Maximum solder ball diameter measured parallel to datum A.

4.Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

#### Figure 42. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8323E PBGA



Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	0	GV <sub>DD</sub>	3
MEMC_MCK	AF14	0	GV <sub>DD</sub>	—
MEMC_MCK	AE14	0	GV <sub>DD</sub>	—
MEMC_MODT	AF11	0	GV <sub>DD</sub>	—
	Local Bus Controller Interface	•	•	•
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	0	OV <sub>DD</sub>	7
LA17	L25	0	OV <sub>DD</sub>	7
LA18	L26	0	OV <sub>DD</sub>	7
LA19	L24	0	OV <sub>DD</sub>	7
LA20	M26	0	OV <sub>DD</sub>	7
LA21	M25	0	OV <sub>DD</sub>	7
LA22	N26	0	OV <sub>DD</sub>	7
LA23	AC24	0	OV <sub>DD</sub>	7
LA24	AC25	0	OV <sub>DD</sub>	7
LA25	AB23	0	OV <sub>DD</sub>	7
LCSO	AB24	0	OV <sub>DD</sub>	4

## Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS1	AB25	0	OV <sub>DD</sub>	4
LCS2	AA23	0	OV <sub>DD</sub>	4
LCS3	AA24	0	OV <sub>DD</sub>	4
<u>LWE0</u>	Y23	0	OV <sub>DD</sub>	4
LWE1	W25	0	OV <sub>DD</sub>	4
LBCTL	V25	0	OV <sub>DD</sub>	4
LALE	V24	0	OV <sub>DD</sub>	7
CFG_RESET_SOURCE[0]/LSDA10/LGPL0	L23	IO	OV <sub>DD</sub>	
CFG_RESET_SOURCE[1]/LSDWE/LGPL1	K23	IO	OV <sub>DD</sub>	
LSDRAS/LGPL2/LOE	J23	0	OV <sub>DD</sub>	4
CFG_RESET_SOURCE[2]/LSDCAS/LGPL3	H23	IO	OV <sub>DD</sub>	
LGPL4/LGTA/LUPWAIT/LPBSE	G23	IO	OV <sub>DD</sub>	4, 8
LGPL5	AC22	0	OV <sub>DD</sub>	4
LCLK0	Y24	0	OV <sub>DD</sub>	7
LCLK1	Y25	0	OV <sub>DD</sub>	7
	DUART	1		
UART_SOUT1/MSRCID0 (DDR ID)/LSRCID0	G1	IO	OV <sub>DD</sub>	_
UART_SIN1/MSRCID1 (DDR ID)/LSRCID1	G2	IO	OV <sub>DD</sub>	—
UART_CTS1/MSRCID2 (DDR ID)/LSRCID2	H3	IO	OV <sub>DD</sub>	—
UART_RTS1/MSRCID3 (DDR ID)/LSRCID3	К3	IO	OV <sub>DD</sub>	—
UART_SOUT2/MSRCID4 (DDR ID)/LSRCID4	H2	IO	OV <sub>DD</sub>	-
UART_SIN2/MDVAL (DDR ID)/LDVAL	H1	IO	OV <sub>DD</sub>	—
UART_CTS2	J3	IO	OV <sub>DD</sub>	-
UART_RTS2	K4	IO	OV <sub>DD</sub>	-
	I <sup>2</sup> C interface	-		
IIC_SDA/CKSTOP_OUT	AE24	IO	OV <sub>DD</sub>	2
IIC_SCL/CKSTOP_IN	AF24	IO	OV <sub>DD</sub>	2
Program	mable Interrupt Controller	•		
MCP_OUT	AD25	0	OV <sub>DD</sub>	_
IRQ0/MCP_IN	AD26	Ι	OV <sub>DD</sub>	—
ĪRQ1	K1	IO	OV <sub>DD</sub>	-
ĪRQ2	K2	I	OV <sub>DD</sub>	-

## Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes	
V <sub>DD</sub>	K10, K11, K12, K13, K14, K15, K16, K17, L10, L17, M10, M17, N10, N17, P10, P17, R10, R17, T10, T17, U10, U11, U12, U13, U14, U15, U16, U17	V <sub>DD</sub>	_	_	
V <sub>SS</sub>	B23, E7, E11, E13, E17, E21, F11, F13, F17, F21, F23, G5, H22, K5, K6, L11, L12, L13, L14, L15, L16, L21, M11, M12, M13, M14, M15, M16, N6, N11, N12, N13, N14, N15, N16, P5, P11, P12, P13, P14, P15, P16, P21, R11, R12, R13, R14, R15, R16, R22, T6, T11, T12, T13, T14, T15, T16, U5, U21, V23, W5, W6, W21, W23, W24, Y22, AA5, AA6, AA22, AA25, AB7, AB13, AB19, AB22, AC10, AC12, AC16, AC20	V <sub>SS</sub>	_	_	
	No Connect				
NC	C22	_	—	—	

#### Table 55. MPC8323E PBGA Pinout Listing (continued)

#### Notes:

1. This pin is an open drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.

2. This pin is an open drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.

3. This output is actively driven during reset rather than being three-stated during reset.

4. These JTAG and local bus pins have weak internal pull-up P-FETs that are always enabled.

5. This pin should have a weak pull up if the chip is in PCI host mode. Follow the PCI specification's recommendation.

6. This pin must always be tied to GND. 7. This pin has weak internal pull-down N-FET that is always enabled.8. Though this pin has weak internal pull-up yet it is recommended to apply an external pull-up.



Characteristic <sup>1</sup>	Max Operating Frequency	Unit
DDR1/DDR2 memory bus frequency (MCLK) <sup>2</sup>	133	MHz
Local bus frequency (LCLKn) <sup>3</sup>	66	MHz
PCI input frequency (CLKIN or PCI_CLK)	66	MHz

#### Table 57. Operating Frequencies for PBGA (continued)

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> The DDR1/DDR2 data rate is 2× the DDR1/DDR2 memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCRR[CLKDIV]) which is in turn 1× or 2× the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 22.4 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor encodings for the system PLL.

#### NOTE

System PLL VCO frequency =  $2 \times (CSB \text{ frequency}) \times (System PLL VCO divider})$ .

The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 300–600 MHz.

RCWL[SPMF]	System PLL Multiplication Factor
0000	Reserved
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111–1111	Reserved

### Table 58. System PLL Multiplication Factors

As described in Section 22, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). Table 59



#### 22.7 Suggested PLL Configurations

To simplify the PLL configurations, the MPC8323E might be separated into two clock domains. The first domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb\_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. Table 63 shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.

Conf No.	SPMF	Core PLL	CEMF	CEDF	Input Clock Frequency (MHz)	CSB Frequency (MHz)	Core Frequency (MHz)	QUICC Engine Frequency (MHz)
1	0100	0000100	0110	0	33.33	133.33	266.66	200
2	0100	0000101	1000	0	25	100	250	200
3	0010	0000100	0011	0	66.67	133.33	266.66	200
4	0100	0000101	0110	0	33.33	133.33	333.33	200
5	0101	0000101	1000	0	25	125	312.5	200
6	0010	0000101	0011	0	66.67	133.33	333.33	200

Table 63. Suggested PLL Configurations

#### 23 Thermal

This section describes the thermal specifications of the MPC8323E.

#### 23.1 **Thermal Characteristics**

Table 64 provides the package thermal characteristics for the 516  $27 \times 27$  mm PBGA of the MPC8323E.

Table 64. Package Thermal Characteristics for PBGA						
Characteristic	Board type	Symbol	Value	Unit	Notes	
Junction-to-ambient natural convection	Single-layer board (1s)	R <sub>θJA</sub>	28	°C/W	1, 2	
Junction-to-ambient natural convection	Four-layer board (2s2p)	R <sub>θJA</sub>	21	°C/W	1, 2, 3	
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	R <sub>0JMA</sub>	23	°C/W	1, 3	
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	R <sub>0JMA</sub>	18	°C/W	1, 3	
Junction-to-board	_	R <sub>θJB</sub>	13	°C/W	4	
Junction-to-case	_	R <sub>θJC</sub>	9	°C/W	5	

. . ----



(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_B$  = board temperature at the package perimeter (°C)

 $R_{\theta IB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

## 23.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 23.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$



#### **Document Revision History**

## Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)	
2	4/2008	<ul> <li>Removed Figures 2 and 3 overshoot and undershoot voltage specs from Section 2.1.2, "Power Supply Voltage Specification," and footnotes 4 and 5 from Table 1.</li> <li>Corrected QUIESCE signal to be an output signal in Table 55.</li> <li>Added column for GVDD (1.8 V) - DDR2 - to Table 6 with 0.212-W typical power dissipation.</li> <li>Added Figure 4 DDR input timing diagram.</li> <li>Removed CE_TRB* and CE_PIO* signals from Table 55.</li> <li>Added three local bus AC specifications to Table 30 (duty cycle, jitter, delay between input clock and local bus clock).</li> <li>Added row in Table 2 stating junction temperature range of 0 to 105•C.</li> <li>Modified Section 2.2, "Power Sequencing," to include PORESET requirement.</li> </ul>	
1	6/2007	Correction to descriptive text in Section 2.2.	
0	6/2007	Initial release.	

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan @freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2010 Freescale Semiconductor, Inc.

Document Number: MPC8323EEC Rev. 4 09/2010



