



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8323cvraddc">https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8323cvraddc</a>

## 1.3 Security Engine

The security engine is optimized to handle all the algorithms associated with IPSec, IEEE 802.11i™ standard, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are:

- Data encryption standard execution unit (DEU), supporting DES and 3DES
- Advanced encryption standard unit (AESU), supporting AES
- Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any algorithm
- One crypto-channel supporting multi-command descriptor chains

## 1.4 DDR Memory Controller

The MPC8323E DDR1/DDR2 memory controller includes the following features:

- Single 32-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 266-MHz data rate
- Support for two  $\times 16$  devices
- Support for up to 16 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O
- Support for 1 chip select only
- FCRAM, ECC, hardware/software calibration, bit deskew, QIN stage, or atomic logic are not supported.

## 1.5 PCI Controller

The MPC8323E PCI controller includes the following features:

- *PCI Specification Revision 2.3* compatible
- Single 32-bit data PCI interface operates up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting three external masters on PCI
- Selectable hardware-enforced coherency

## 1.6 Programmable Interrupt Controller (PIC)

The programmable interrupt controller (PIC) implements the necessary functions to provide a flexible solution for general-purpose interrupt control. The PIC programming model is compatible with the MPC8260 interrupt controller, and it supports 8 external and 35 internal discrete interrupt sources. Interrupts can also be redirected to an external interrupt controller.

(management data clock). The MII and RMII are defined for 3.3 V. The electrical characteristics for MDIO and MDC are specified in [Section 8.3, “Ethernet Management Interface Electrical Characteristics.”](#)

## 8.1.1 DC Electrical Characteristics

All MII and RMII drivers and receivers comply with the DC parametric attributes specified in [Table 22](#).

**Table 22. MII and RMII DC Electrical Characteristics**

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage 3.3 V	$OV_{DD}$	—		2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -4.0 \text{ mA}$	$OV_{DD} = \text{Min}$	2.40	$OV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 4.0 \text{ mA}$	$OV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	—	-0.3	0.90	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$		—	$\pm 5$	$\mu\text{A}$

## 8.2 MII and RMII AC Timing Specifications

The AC timing specifications for MII and RMII are presented in this section.

### 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

#### 8.2.1.1 MII Transmit AC Timing Specifications

[Table 23](#) provides the MII transmit AC timing specifications.

**Table 23. MII Transmit AC Timing Specifications**

At recommended operating conditions with  $OV_{DD}$  of  $3.3 \text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK clock period 10 Mbps	$t_{MTX}$	—	400	—	ns
TX_CLK clock period 100 Mbps	$t_{MTX}$	—	40	—	ns
TX_CLK duty cycle	$t_{MTXH}/t_{MTX}$	35	—	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	$t_{MTKHDX}$	1	5	15	ns
TX_CLK data clock rise time	$t_{MTXR}$	1.0	—	4.0	ns


**Table 30. Local Bus General Timing Parameters (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT2}$	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT3}$	2.5	—	ns	7
Local bus clock (LCLK <sub>n</sub> ) to output valid	$t_{LBKHOV}$	—	3	ns	3
Local bus clock (LCLK <sub>n</sub> ) to output high impedance for LAD/LDP	$t_{LBKHOZ}$	—	4	ns	8
Local bus clock (LCLK <sub>n</sub> ) duty cycle	$t_{LBDC}$	47	53	%	—
Local bus clock (LCLK <sub>n</sub> ) jitter specification	$t_{LBRJ}$	—	400	ps	—
Delay between the input clock (PCI_SYNC_IN) of local bus output clock (LCLK <sub>n</sub> )	$t_{LBCTL}$	—	1.7	ns	—

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one(1).
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for  $\overline{\text{LGTA}}$  and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5.  $t_{LBOTOT1}$  should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
6.  $t_{LBOTOT2}$  should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
7.  $t_{LBOTOT3}$  should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 14 provides the AC test load for the local bus.


**Figure 14. Local Bus C Test Load**




Figure 17. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

## 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1™ (JTAG) interface of the MPC8323E.


### 10.1 JTAG DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8323E.

Table 31. JTAG Interface DC Electrical Characteristics


Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V
Input high voltage	$V_{IH}$	—	2.5	$OV_{DD} + 0.3$	V

Figure 21 provides the boundary-scan timing diagram.



**Figure 21. Boundary-Scan Timing Diagram**

Figure 22 provides the test access port timing diagram.



**Figure 22. Test Access Port Timing Diagram**

# 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

## 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

**Table 33. I<sup>2</sup>C DC Electrical Characteristics**

At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	0.7 × OV <sub>DD</sub>	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	−0.3	0.3 × OV <sub>DD</sub>	V	—
Low level output voltage	V <sub>OL</sub>	0	0.4	V	1
Output fall time from V <sub>IH</sub> (min) to V <sub>IL</sub> (max) with a bus capacitance from 10 to 400 pF	t <sub>I2CLKV</sub>	20 + 0.1 × C <sub>B</sub>	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	C <sub>I</sub>	—	10	pF	—
Input current (0 V ≤ V <sub>IN</sub> ≤ OV <sub>DD</sub> )	I <sub>IN</sub>	—	±5	μA	4

**Notes:**

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C<sub>B</sub> = capacitance of one bus line in pF.
3. Refer to the *MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for information on the digital filter used.
4. I/O pins obstructs the SDA and SCL lines if OV<sub>DD</sub> is switched off.

## 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 34 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8323E.

**Table 34. I<sup>2</sup>C AC Electrical Specifications**

All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 33).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μs
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μs
Data setup time	t <sub>I2DVKH</sub>	100	—	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	— 0 <sup>2</sup>	— 0.9 <sup>3</sup>	μs

Figure 28 provides the AC test load for the timers.




Figure 28. Timers AC Test Load

## 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8323E.

### 14.1 GPIO DC Electrical Characteristics

Table 11 provides the DC electrical characteristics for the MPC8323E GPIO.

Table 40. GPIO DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V	1
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V	1
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V	1
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V	1
Input low voltage	$V_{IL}$	—	-0.3	0.8	V	—
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 5$	$\mu\text{A}$	—

**Note:**

1. This specification applies when operating from 3.3-V supply.

### 14.2 GPIO AC Timing Specifications

Table 41 provides the GPIO input and output AC timing specifications.

Table 41. GPIO Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
GPIO inputs—minimum pulse width	$t_{PIWID}$	20	ns

**Notes:**

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least  $t_{PIWID}$  ns to ensure proper operation.



Figure 31 and Figure 32 represent the AC timing from Table 45. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 31 shows the SPI timing in slave mode (external clock).




Figure 31. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 32 shows the SPI timing in master mode (internal clock).




Figure 32. SPI AC Timing in Master Mode (Internal Clock) Diagram

## 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8323E.

### 17.1 TDM/SI DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the MPC8323E TDM/SI.

Table 46. TDM/SI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.5	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V

**Table 46. TDM/SI DC Electrical Characteristics (continued)**

Characteristic	Symbol	Condition	Min	Max	Unit
Input low voltage	$V_{IL}$	—	−0.3	0.8	V
Input current	$I_{IN}$	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	—	±5	μA

## 17.2 TDM/SI AC Timing Specifications

Table 47 provides the TDM/SI input and output AC timing specifications.

**Table 47. TDM/SI AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
TDM/SI outputs—External clock delay	$t_{SEKHOV}$	2	12	ns
TDM/SI outputs—External clock High Impedance	$t_{SEKHOX}$	2	10	ns
TDM/SI inputs—External clock input setup time	$t_{SEIVKH}$	5	—	ns
TDM/SI inputs—External clock input hold time	$t_{SEIXKH}$	2	—	ns

**Notes:**

- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{SEKHOX}$  symbolizes the TDM/SI outputs external timing (SE) for the time  $t_{TDM/SI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 33 provides the AC test load for the TDM/SI.




**Figure 33. TDM/SI AC Test Load**

Figure 34 represents the AC timing from Table 47. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.



**Note:** The clock edge is selectable on TDM/SI.

**Figure 34. TDM/SI AC Timing (External Clock) Diagram**

Figure 35 provides the AC test load for the UTOPIA.




Figure 35. UTOPIA AC Test Load

Figure 36 and Figure 37 represent the AC timing from Table 49. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 36 shows the UTOPIA timing with external clock.




Figure 36. UTOPIA AC Timing (External Clock) Diagram

Figure 37 shows the UTOPIA timing with internal clock.




Figure 37. UTOPIA AC Timing (Internal Clock) Diagram

# 21 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8323E is available in a thermally enhanced Plastic Ball Grid Array (PBGA); see [Section 21.1, “Package Parameters for the MPC8323E PBGA,”](#) and [Section 21.2, “Mechanical Dimensions of the MPC8323E PBGA,”](#) for information on the PBGA.

## 21.1 Package Parameters for the MPC8323E PBGA

The package parameters are as provided in the following list. The package type is 27 mm × 27 mm, 516 PBGA.

Package outline	27 mm × 27 mm
Interconnects	516
Pitch	1.00 mm
Module height (typical)	2.25 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.6 mm

## 21.2 Mechanical Dimensions of the MPC8323E PBGA

[Figure 42](#) shows the mechanical dimensions and bottom surface nomenclature of the MPC8323E, 516-PBGA package.

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MDQ29	AD20	IO	GV <sub>DD</sub>	—
MEMC_MDQ30	AF23	IO	GV <sub>DD</sub>	—
MEMC_MDQ31	AD22	IO	GV <sub>DD</sub>	—
MEMC_MDM0	AC9	O	GV <sub>DD</sub>	—
MEMC_MDM1	AD5	O	GV <sub>DD</sub>	—
MEMC_MDM2	AE20	O	GV <sub>DD</sub>	—
MEMC_MDM3	AE22	O	GV <sub>DD</sub>	—
MEMC_MDQS0	AE8	IO	GV <sub>DD</sub>	—
MEMC_MDQS1	AE5	IO	GV <sub>DD</sub>	—
MEMC_MDQS2	AC19	IO	GV <sub>DD</sub>	—
MEMC_MDQS3	AE23	IO	GV <sub>DD</sub>	—
MEMC_MBA0	AD16	O	GV <sub>DD</sub>	—
MEMC_MBA1	AD17	O	GV <sub>DD</sub>	—
MEMC_MBA2	AE17	O	GV <sub>DD</sub>	—
MEMC_MA0	AD12	O	GV <sub>DD</sub>	—
MEMC_MA1	AE12	O	GV <sub>DD</sub>	—
MEMC_MA2	AF12	O	GV <sub>DD</sub>	—
MEMC_MA3	AC13	O	GV <sub>DD</sub>	—
MEMC_MA4	AD13	O	GV <sub>DD</sub>	—
MEMC_MA5	AE13	O	GV <sub>DD</sub>	—
MEMC_MA6	AF13	O	GV <sub>DD</sub>	—
MEMC_MA7	AC15	O	GV <sub>DD</sub>	—
MEMC_MA8	AD15	O	GV <sub>DD</sub>	—
MEMC_MA9	AE15	O	GV <sub>DD</sub>	—
MEMC_MA10	AF15	O	GV <sub>DD</sub>	—
MEMC_MA11	AE16	O	GV <sub>DD</sub>	—
MEMC_MA12	AF16	O	GV <sub>DD</sub>	—
MEMC_MA13	AB16	O	GV <sub>DD</sub>	—
MEMC_MWE	AC17	O	GV <sub>DD</sub>	—
MEMC_MRAS	AE11	O	GV <sub>DD</sub>	—
MEMC_MCAS	AD11	O	GV <sub>DD</sub>	—
MEMC_MCS	AC11	O	GV <sub>DD</sub>	—

Table 55. MPC8323E PBGA Pinout Listing (continued)


Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	O	GV <sub>DD</sub>	3
MEMC_MCK	AF14	O	GV <sub>DD</sub>	—
MEMC_MCK	AE14	O	GV <sub>DD</sub>	—
MEMC_MODT	AF11	O	GV <sub>DD</sub>	—
<b>Local Bus Controller Interface</b>				
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	O	OV <sub>DD</sub>	7
LA17	L25	O	OV <sub>DD</sub>	7
LA18	L26	O	OV <sub>DD</sub>	7
LA19	L24	O	OV <sub>DD</sub>	7
LA20	M26	O	OV <sub>DD</sub>	7
LA21	M25	O	OV <sub>DD</sub>	7
LA22	N26	O	OV <sub>DD</sub>	7
LA23	AC24	O	OV <sub>DD</sub>	7
LA24	AC25	O	OV <sub>DD</sub>	7
LA25	AB23	O	OV <sub>DD</sub>	7
LCS0	AB24	O	OV <sub>DD</sub>	4

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>CE/GPIO</b>				
GPIO_PA0/SER1_TXD[0]/TDMA_TXD[0]/USBTXN	G3	IO	OV <sub>DD</sub>	—
GPIO_PA1/SER1_TXD[1]/TDMA_TXD[1]/USBTXP	F3	IO	OV <sub>DD</sub>	—
GPIO_PA2/SER1_TXD[2]/TDMA_TXD[2]	F2	IO	OV <sub>DD</sub>	—
GPIO_PA3/SER1_TXD[3]/TDMA_TXD[3]	E3	IO	OV <sub>DD</sub>	—
GPIO_PA4/SER1_RXD[0]/TDMA_RXD[0]/USBRXP	E2	IO	OV <sub>DD</sub>	—
GPIO_PA5/SER1_RXD[1]/TDMA_RXD[1]/USBRXN	E1	IO	OV <sub>DD</sub>	—
GPIO_PA6/SER1_RXD[2]/TDMA_RXD[2]/USBRXD	D3	IO	OV <sub>DD</sub>	—
GPIO_PA7/SER1_RXD[3]/TDMA_RXD[3]	D2	IO	OV <sub>DD</sub>	—
GPIO_PA8/SER1_CD/TDMA_REQ/ $\overline{\text{USBOE}}$	D1	IO	OV <sub>DD</sub>	—
GPIO_PA9 TDMA_CLKO	C3	IO	OV <sub>DD</sub>	—
GPIO_PA10/SER1_CTS/TDMA_RSYNC	C2	IO	OV <sub>DD</sub>	—
GPIO_PA11/TDMA_STROBE	C1	IO	OV <sub>DD</sub>	—
GPIO_PA12/SER1_RTS/TDMA_TSYNC	B1	IO	OV <sub>DD</sub>	—
GPIO_PA13/CLK9/BRGO9	H4	IO	OV <sub>DD</sub>	—
GPIO_PA14/CLK11/BRGO10	G4	IO	OV <sub>DD</sub>	—
GPIO_PA15/BRGO7	J4	IO	OV <sub>DD</sub>	—
GPIO_PA16/ LA0 (LBIU)	K24	IO	OV <sub>DD</sub>	—
GPIO_PA17/ LA1 (LBIU)	K26	IO	OV <sub>DD</sub>	—
GPIO_PA18/Enet2_TXD[0]/SER2_TXD[0]/TDMB_TXD[0]/LA2 (LBIU)	G25	IO	OV <sub>DD</sub>	—
GPIO_PA19/Enet2_TXD[1]/SER2_TXD[1]/TDMB_TXD[1]/LA3 (LBIU)	G26	IO	OV <sub>DD</sub>	—
GPIO_PA20/Enet2_TXD[2]/SER2_TXD[2]/TDMB_TXD[2]/LA4 (LBIU)	H25	IO	OV <sub>DD</sub>	—
GPIO_PA21/Enet2_TXD[3]/SER2_TXD[3]/TDMB_TXD[3]/LA5 (LBIU)	H26	IO	OV <sub>DD</sub>	—
GPIO_PA22/Enet2_RXD[0]/SER2_RXD[0]/TDMB_RXD[0]/LA6 (LBIU)	C25	IO	OV <sub>DD</sub>	—
GPIO_PA23/Enet2_RXD[1]/SER2_RXD[1]/TDMB_RXD[1]/LA7 (LBIU)	C26	IO	OV <sub>DD</sub>	—
GPIO_PA24/Enet2_RXD[2]/SER2_RXD[2]/TDMB_RXD[2]/LA8 (LBIU)	D25	IO	OV <sub>DD</sub>	—
GPIO_PA25/Enet2_RXD[3]/SER2_RXD[3]/TDMB_RXD[3]/LA9 (LBIU)	D26	IO	OV <sub>DD</sub>	—

## 22 Clocking

Figure 43 shows the internal distribution of clocks within the MPC8323E.



**Figure 43. MPC8323E Clock Subsystem**

The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode, respectively.



## 22.7 Suggested PLL Configurations

To simplify the PLL configurations, the MPC8323E might be separated into two clock domains. The first domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb\_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. Table 63 shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.

**Table 63. Suggested PLL Configurations**

Conf No.	SPMF	Core PLL	CEMF	CEDF	Input Clock Frequency (MHz)	CSB Frequency (MHz)	Core Frequency (MHz)	QUICC Engine Frequency (MHz)
1	0100	0000100	0110	0	33.33	133.33	266.66	200
2	0100	0000101	1000	0	25	100	250	200
3	0010	0000100	0011	0	66.67	133.33	266.66	200
4	0100	0000101	0110	0	33.33	133.33	333.33	200
5	0101	0000101	1000	0	25	125	312.5	200
6	0010	0000101	0011	0	66.67	133.33	333.33	200

## 23 Thermal

This section describes the thermal specifications of the MPC8323E.

### 23.1 Thermal Characteristics

Table 64 provides the package thermal characteristics for the 516 27 × 27 mm PBGA of the MPC8323E.

**Table 64. Package Thermal Characteristics for PBGA**

Characteristic	Board type	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection	Single-layer board (1s)	R <sub>θJA</sub>	28	°C/W	1, 2
Junction-to-ambient natural convection	Four-layer board (2s2p)	R <sub>θJA</sub>	21	°C/W	1, 2, 3
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	R <sub>θJMA</sub>	23	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	R <sub>θJMA</sub>	18	°C/W	1, 3
Junction-to-board	—	R <sub>θJB</sub>	13	°C/W	4
Junction-to-case	—	R <sub>θJC</sub>	9	°C/W	5

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 603-224-9988

80 Commercial St.

Concord, NH 03301

Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-567-8082

473 Sapena Ct. #12

Santa Clara, CA 95054

Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277

413 North Moss St.

Burbank, CA 91502

Internet: [www.ctscorp.com](http://www.ctscorp.com)

Millennium Electronics (MEI) 408-436-8770

Loroco Sites

671 East Brokaw Road

San Jose, CA 95112

Internet: [www.mei-thermal.com](http://www.mei-thermal.com)

Tyco Electronics 800-522-2800

Chip Coolers™

P.O. Box 3668

Harrisburg, PA 17105-3668

Internet: [www.chipcoolers.com](http://www.chipcoolers.com)

interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 24 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8323E.

### 24.1 System Clocking

The MPC8323E includes three PLLs.

- The system PLL (AV<sub>DD2</sub>) generates the system clock from the externally supplied CLKIN input. The frequency ratio between the system and CLKIN is selected using the system PLL ratio configuration bits as described in [Section 22.4, “System PLL Configuration.”](#)
- The e300 core PLL (AV<sub>DD3</sub>) generates the core clock as a slave to the system clock. The frequency ratio between the e300 core clock and the system clock is selected using the e300 PLL ratio configuration bits as described in [Section 22.5, “Core PLL Configuration.”](#)
- The QUICC Engine PLL (AV<sub>DD1</sub>) which uses the same reference as the system PLL. The QUICC Engine block generates or uses external sources for all required serial interface clocks.

### 24.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins. The voltage level at each AV<sub>DDn</sub> pin should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in [Figure 44](#), one to each of the five AV<sub>DD</sub> pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 44 shows the PLL power supply filter circuit.




Figure 44. PLL Power Supply Filter Circuit

## 24.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8323E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8323E system, and the MPC8323E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  pins of the MPC8323E. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu\text{F}$  (AVX TPS tantalum or Sanyo OSCON).

## 24.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ , or  $GV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8323E.

## 24.5 Output Buffer DC Impedance

The MPC8323E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 45). The

Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)
2	4/2008	<ul style="list-style-type: none"> <li>Removed Figures 2 and 3 overshoot and undershoot voltage specs from <a href="#">Section 2.1.2, "Power Supply Voltage Specification,"</a> and footnotes 4 and 5 from <a href="#">Table 1</a>.</li> <li>Corrected QUIESCE signal to be an output signal in <a href="#">Table 55</a>.</li> <li>Added column for GVDD (1.8 V) - DDR2 - to <a href="#">Table 6</a> with 0.212-W typical power dissipation.</li> <li>Added <a href="#">Figure 4</a> DDR input timing diagram.</li> <li>Removed CE_TRB* and CE_PIO* signals from <a href="#">Table 55</a>.</li> <li>Added three local bus AC specifications to <a href="#">Table 30</a> (duty cycle, jitter, delay between input clock and local bus clock).</li> <li>Added row in <a href="#">Table 2</a> stating junction temperature range of 0 to 105°C.</li> <li>Modified <a href="#">Section 2.2, "Power Sequencing,"</a> to include <math>\overline{\text{PORESET}}</math> requirement.</li> </ul>
1	6/2007	Correction to descriptive text in Section 2.2.
0	6/2007	Initial release.