Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	333MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8323cvrafdc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The MPC8323E incorporates the e300c2 (MPC603e-based) core built on Power Architecture® technology, which includes 16 Kbytes of L1 instruction and data caches, dual integer units, and on-chip memory management units (MMUs). The e300c2 core does not contain a floating point unit (FPU). The MPC8323E also includes a 32-bit PCI controller, four DMA channels, a security engine, and a 32-bit DDR1/DDR2 memory controller.

A new communications complex based on QUICC Engine technology forms the heart of the networking capability of the MPC8323E. The QUICC Engine block contains several peripheral controllers and a 32-bit RISC controller. Protocol support is provided by the main workhorses of the device—the unified communication controllers (UCCs). Note that the MPC8321 and MPC8321E do not support UTOPIA. A block diagram of the MPC8323E is shown in Figure 1.



Figure 1. MPC8323E Block Diagram

Each of the five UCCs can support a variety of communication protocols: 10/100 Mbps Ethernet, serial ATM, HDLC, UART, and BISYNC—and, in the MPC8323E and MPC8323, multi-PHY ATM and ATM support for up to OC-3 speeds.



Electrical Characteristics

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	42	OV _{DD} = 3.3 V
PCI signals	25	
DDR1 signal	18	GV _{DD} = 2.5 V
DDR2 signal	18	GV _{DD} = 1.8 V
DUART, system control, I2C, SPI, JTAG	42	OV _{DD} = 3.3 V
GPIO signals	42	OV _{DD} = 3.3 V

Table 3. Output Drive Capability

2.1.4 Input Capacitance Specification

Table 4 describes the input capacitance for the CLKIN pin in the MPC8323E.

Table 4. Input Capacitance Specification

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input capacitance for all pins except CLKIN	CI	6	8	pF	_
Input capacitance for CLKIN	C _{ICLKIN}	10		pF	1

Note:

1. The external clock generator should be able to drive 10 pF.

2.2 Power Sequencing

The device does not require the core supply voltage (V_{DD}) and IO supply voltages (GV_{DD}) and $OV_{DD})$ to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V_{DD}) before the I/O voltage (GV_{DD}) and OV_{DD} and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating PORESET.

Note that there is no specific power down sequence requirement for the device. I/O voltage supplies (GV_{DD}) and OV_{DD} do not have any ordering requirements with respect to one another.



Clock Input Timing

Local bus I/O load = 25 pF 1 pair of clocks	66 MHz, 32 bits	_		0.12	W	_
PCI I/O load = 30 pF	66 MHz, 32 bits	—		0.057	W	_
QUICC Engine block and	UTOPIA 8-bit 31 PHYs	—	_	0.041	W	Multiply by
other I/Os	TDM serial	—	_	0.001	W	interfaces used.
	TDM nibble	—	_	0.004	W	
	HDLC/TRAN serial	—	_	0.003	W	
	HDLC/TRAN nibble	—	_	0.025	W	
	DUART	—	_	0.017	W	
	Mils	—	_	0.009	W	
	RMII	—	_	0.009	W	
	Ethernet management	—	_	0.002	W	
	USB	—	_	0.001	W	
	SPI	—	—	0.001	W	
	Timer output	—	—	0.002	W	

Table 6. Estimated Typical I/O Power Dissipation (continued)

NOTE

 $AV_{DD}n$ (1.0 V) is estimated to consume 0.05 W (under normal operating conditions and ambient temperature).

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8323E.

NOTE

The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8323E.

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	—	V _{IH}	2.7	OV _{DD} + 0.3	V
Input low voltage	_	V _{IL}	-0.3	0.4	V

Table 7. CLKIN DC Electrical Characteristics



DDR1 and DDR2 SDRAM

Table 13. DDR2 SDRAM Capacitance for Dn_GV_{DD}(typ) = 1.8 V

Delta input/output capacitance: DQ, DQS	C _{DIO}	-	0.5	pF	1

Note:

1. This parameter is sampled. $Dn_GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$, f = 1 MHz, T_A = 25 °C, V_{OUT} = $Dn_GV_{DD} \div 2$,

V_{OUT} (peak-to-peak) = 0.2 V.

Table 14 provides the recommended operating conditions for the DDR1 SDRAM component(s) of the MPC8323E when $Dn_GV_{DD}(typ) = 2.5 V.$

Parameter/Condition Symbol Min Max Unit Notes V I/O supply voltage 2.375 2.625 Dn_GV_{DD} 1 I/O reference voltage MVREF n_{REF} $0.49 \times Dn_GV_{DD}$ $0.51 \times Dn_GV_{DD}$ V 2 I/O termination voltage MVREF n_{REF} - 0.04 MVREFn_{REF} + 0.04 ٧ 3 VTT Input high voltage VIH MVREFn_{REF} + 0.15 $Dn_GV_{DD} + 0.3$ ٧ ٧ Input low voltage VIL -0.3 MVREFn_{REF} – 0.15 Output leakage current -9.9 loz -9.9 μΑ 4 Output high current (V_{OUT} = 1.95 V) -16.2 mΑ I_{OH} Output low current (V_{OUT} = 0.35 V) 16.2 mΑ I_{OL}

Table 14. DDR1 SDRAM DC Electrical Characteristics for Dn_GV_{DD}(typ) = 2.5 V

Notes:

1. Dn_GV_{DD} is expected to be within 50 mV of the DRAM Dn_GV_{DD} at all times.

2. MVREF n_{BEF} is expected to be equal to $0.5 \times Dn_{\text{GV}DD}$, and to track $Dn_{\text{GV}DD}$ DC variations as measured at the receiver. Peak-to-peak noise on MVREF nREF may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREFn_{REF}. This rail should track variations in the DC level of MVREFn_{REF}.

4. Output leakage is measured with all outputs disabled, $0 V \le V_{OUT} \le Dn_GV_{DD}$.

Table 15 provides the DDR1 capacitance $Dn_GV_{DD}(typ) = 2.5$ V.

Table 15. DDR1 SDRAM Capacitance for Dn_GV_{DD}(typ) = 2.5 V Interface

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ,DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}		0.5	pF	1

Note:

1. This parameter is sampled. $Dn_GV_{DD} = 2.5 V \pm 0.125 V$, f = 1 MHz, $T_A = 25^{\circ} C$, $V_{OUT} = Dn_GV_{DD} \div 2$, V_{OUT} (peak-to-peak) = 0.2 V.



DDR1 and DDR2 SDRAM

Figure 4 shows the input timing diagram for the DDR controller.



Figure 4. DDR Input Timing Diagram

6.2.2 DDR1 and DDR2 SDRAM Output AC Timing Specifications

Table 19 provides the output AC timing specifications for the DDR1 and DDR2 SDRAM interfaces.

Table 19. DDR1 and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with Dn_GV_{DD} of (1.8 or 2.5 V) \pm 5%.

Parameter	Symbol ¹	Min	Мах	Unit	Notes
MCK cycle time, (MCK/MCK crossing)	t _{MCK}	7.5	10	ns	2
ADDR/CMD output setup with respect to MCK 266 MHz 200 MHz	^t DDKHAS	2.5 3.5		ns	3
ADDR/CMD output hold with respect to MCK 266 MHz 200 MHz	t _{DDKHAX}	2.5 3.5		ns	3
MCS output setup with respect to MCK 266 MHz 200 MHz	t _{DDKHCS}	2.5 3.5		ns	3
MCS output hold with respect to MCK 266 MHz 200 MHz	^t DDKHCX	2.5 3.5		ns	3
MCK to MDQS Skew	t _{DDKHMH}	-0.6	0.6	ns	4



8.2.2.1 RMII Transmit AC Timing Specifications

Table 23 provides the RMII transmit AC timing specifications.

Table 25. RMII Transmit AC Timing Specifications

At recommended operating conditions with OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Typical	Max	Unit
REF_CLK clock	t _{RMX}	_	20	_	ns
REF_CLK duty cycle	t _{RMXH} /t _{RMX}	35	_	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTKHDX}	2	_	10	ns
REF_CLK data clock rise V _{IL} (min) to V _{IH} (max)	t _{RMXR}	1.0	_	4.0	ns
REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t _{RMXF}	1.0		4.0	ns

Note:

1. The symbols used for timing specifications follow the pattern of t_{(first three letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{RMTKHDX} symbolizes RMII transmit timing (RMT) for the time t_{RMX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 10 shows the RMII transmit AC timing diagram.



Figure 10. RMII Transmit AC Timing Diagram

8.2.2.2 RMII Receive AC Timing Specifications

Table 24 provides the RMII receive AC timing specifications.

Table 26. RMII Receive AC Timing Specifications

At recommended operating conditions with OV_{DD} of 3.3 V ± 10%.

Parameter/Condition	Symbol ¹	Min	Typical	Мах	Unit
REF_CLK clock period	t _{RMX}	—	20	—	ns
REF_CLK duty cycle	t _{RMXH} /t _{RMX}	35	—	65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	t _{RMRDVKH}	4.0	—	—	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	t _{RMRDXKH}	2.0	—	—	ns
REF_CLK clock rise VIL(min) to VIH(max)	t _{RMXR}	1.0	—	4.0	ns



Figure 17. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1TM (JTAG) interface of the MPC8323E.

10.1 JTAG DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8323E.

Table 31. JTAG	Interface D	OC Electrical	Characteristics
----------------	-------------	---------------	-----------------

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -6.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	—	2.5	OV _{DD} + 0.3	V



Figure 21 provides the boundary-scan timing diagram.



Figure 21. Boundary-Scan Timing Diagram





Figure 22. Test Access Port Timing Diagram



11 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8323E.

11.1 I²C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I²C interface of the MPC8323E.

Table 33. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V \pm 10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V _{IH}	$0.7 imes OV_{DD}$	OV _{DD} + 0.3	V	
Input low voltage level	V _{IL}	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	_
Low level output voltage	V _{OL}	0	0.4	V	1
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	^t I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Capacitance for each I/O pin	Cl	_	10	pF	_
Input current (0 V \leq V _{IN} \leq OV _{DD})	I _{IN}	—	±5	μA	4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. C_B = capacitance of one bus line in pF.

3. Refer to the MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for information on the digital filter used.

4. I/O pins obstructs the SDA and SCL lines if $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$ is switched off.

11.2 I²C AC Electrical Specifications

Table 34 provides the AC timing parameters for the I^2C interface of the MPC8323E.

Table 34. I²C AC Electrical Specifications

All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 33).

Parameter	Symbol ¹	Min	Мах	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL}	1.3	—	μs
High period of the SCL clock	t _{I2CH}	0.6	—	μs
Setup time for a repeated START condition	t _{I2SVKH}	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{i2SXKL}	0.6	_	μs
Data setup time	t _{i2DVKH}	100	—	ns
Data hold time: CBUS compatible masters I ² C bus devices	t _{I2DXKL}	$\overline{0^2}$	 0.9 ³	μs



18 UTOPIA

This section describes the UTOPIA DC and AC electrical specifications of the MPC8323E.

NOTE

The MPC8321E and MPC8321 do not support UTOPIA.

18.1 UTOPIA DC Electrical Characteristics

Table 48 provides the DC electrical characteristics for the MPC8323E UTOPIA.

Table 48. UTOPIA DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	-	0.5	V
Input high voltage	V _{IH}	—	2.0	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 V \le V_{IN} \le OV_{DD}$	_	±5	μA

18.2 UTOPIA AC Timing Specifications

Table 49 provides the UTOPIA input and output AC timing specifications.

Table 49. UTOPIA AC Timing Specifications¹

Characteristic	Symbol ²	Min	Мах	Unit
UTOPIA outputs—Internal clock delay	^t UIKHOV	0	5.5	ns
UTOPIA outputs—External clock delay	t _{UEKHOV}	1	8	ns
UTOPIA outputs—Internal clock high impedance	tuikhox	0	5.5	ns
UTOPIA outputs—External clock high impedance	t _{UEKHOX}	1	8	ns
UTOPIA inputs—Internal clock input setup time	t _{UIIVKH}	8	—	ns
UTOPIA inputs—External clock input setup time	t _{UEIVKH}	4	—	ns
UTOPIA inputs—Internal clock input hold time	t _{∪IIXKH}	0	—	ns
UTOPIA inputs—External clock input hold time	t _{UEIXKH}	1	—	ns

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{UIKHOX} symbolizes the UTOPIA outputs internal timing (UI) for the time t_{UTOPIA} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).}}



Figure 39 shows the timing with external clock.





Figure 40 shows the timing with internal clock.



Figure 40. AC Timing (Internal Clock) Diagram



Package and Pin Listings



Notes:

1.All dimensions are in millimeters.

2.Dimensions and tolerances per ASME Y14.5M-1994.

3.Maximum solder ball diameter measured parallel to datum A.

4.Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

Figure 42. Mechanical Dimensions and Bottom Surface Nomenclature of the MPC8323E PBGA



Package and Pin Listings

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
Power	and Ground Supplies			
AV _{DD} 1	P3	I	AV _{DD} 1	
AV _{DD} 2	AA1	I	AV _{DD} 2	_
AV _{DD} 3	AB15	I	AV _{DD} 3	—
AV _{DD} 4	C24	I	AV _{DD} 4	—
MVREF1	AB8	I	DDR reference voltage	_
MVREF2	AB17	I	DDR reference voltage	_
	PCI			
PCI_INTA /IRQ_OUT	AF2	0	OV _{DD}	2
PCI_RESET_OUT	AE2	0	OV _{DD}	_
PCI_AD0/MSRCID0 (DDR ID)	L1	Ю	OV _{DD}	_
PCI_AD1/MSRCID1 (DDR ID)	L2	Ю	OV _{DD}	—
PCI_AD2/MSRCID2 (DDR ID)	M1	Ю	OV _{DD}	—
PCI_AD3/MSRCID3 (DDR ID)	M2	Ю	OV _{DD}	_
PCI_AD4/MSRCID4 (DDR ID)	L3	Ю	OV _{DD}	—
PCI_AD5/MDVAL (DDR ID)	N1	Ю	OV _{DD}	—
PCI_AD6	N2	Ю	OV _{DD}	—
PCI_AD7	M3	Ю	OV _{DD}	—
PCI_AD8	P1	IO	OV _{DD}	
PCI_AD9	R1	Ю	OV _{DD}	—
PCI_AD10	N3	Ю	OV _{DD}	—
PCI_AD11	N4	Ю	OV _{DD}	—
PCI_AD12	T1	Ю	OV _{DD}	—
PCI_AD13	R2	Ю	OV _{DD}	—
PCI_AD14/ECID_TMODE_IN	T2	Ю	OV _{DD}	
PCI_AD15	U1	IO	OV _{DD}	—
PCI_AD16	Y2	Ю	OV _{DD}	
PCI_AD17	Y1	Ю	OV _{DD}	
PCI_AD18	AA2	IO	OV _{DD}	
PCI_AD19	AB1	IO	OV _{DD}	—



Package and Pin Listings

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PB17/BRGO1/CE_EXT_REQ1	D10	IO	OV _{DD}	
GPIO_PB18/Enet4_TXD[0]/SER4_TXD[0]/ TDMD_TXD[0]	C10	IO	OV _{DD}	—
GPIO_PB19/Enet4_TXD[1]/SER4_TXD[1]/ TDMD_TXD[1]	C9	IO	OV _{DD}	—
GPIO_PB20/Enet4_TXD[2]/SER4_TXD[2]/ TDMD_TXD[2]	D8	IO	OV _{DD}	—
GPIO_PB21/Enet4_TXD[3]/SER4_TXD[3]/ TDMD_TXD[3]	C8	IO	OV _{DD}	—
GPIO_PB22/Enet4_RXD[0]/SER4_RXD[0]/ TDMD_RXD[0]	C15	IO	OV _{DD}	—
GPIO_PB23/Enet4_RXD[1]/SER4_RXD[1]/ TDMD_RXD[1]	C14	Ю	OV _{DD}	—
GPIO_PB24/Enet4_RXD[2]/SER4_RXD[2]/ TDMD_RXD[2]	D13	IO	OV _{DD}	—
GPIO_PB25/Enet4_RXD[3]/SER4_RXD[3]/ TDMD_RXD[3]	C13	IO	OV _{DD}	—
GPIO_PB26/Enet4_RX_ER/SER4_CD/TDMD_REQ	C12	IO	OV _{DD}	
GPIO_PB27/Enet4_TX_ER/TDMD_CLKO	D11	IO	OV _{DD}	
GPIO_PB28/Enet4_RX_DV/SER4_CTS/ TDMD_RSYNC	D12	IO	OV _{DD}	—
GPIO_PB29/Enet4_COL/RXD[4]/SER4_RXD[4]/ TDMD_STROBE	D7	IO	OV _{DD}	_
GPIO_PB30/Enet4_TX_EN/SER4_RTS/ TDMD_TSYNC	C11	IO	OV _{DD}	—
GPIO_PB31/Enet4_CRS/SDET	C7	IO	OV _{DD}	_
GPIO_PC0/UPC1_TxDATA[0]/SER5_TXD[0]	A18	Ю	OV_{DD}	_
GPIO_PC1/UPC1_TxDATA[1]/SER5_TXD[1]	A19	Ю	OV_{DD}	_
GPIO_PC2/UPC1_TxDATA[2]/SER5_TXD[2]	B18	Ю	OV _{DD}	—
GPIO_PC3/UPC1_TxDATA[3]/SER5_TXD[3]	B19	Ю	OV _{DD}	_
GPIO_PC4/UPC1_TxDATA[4]	A24	Ю	OV_{DD}	_
GPIO_PC5/UPC1_TxDATA[5]	B24	Ю	OV _{DD}	—
GPIO_PC6/UPC1_TxDATA[6]	A23	Ю	OV_{DD}	_
GPIO_PC7/UPC1_TxDATA[7]	B26	IO	OV _{DD}	
GPIO_PC8/UPC1_RxDATA[0]/SER5_RXD[0]	A21	IO	OV _{DD}	
GPIO_PC9/UPC1_RxDATA[1]/SER5_RXD[1]	B20	IO	OV _{DD}	



Clocking

The *ce_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

When CLKIN is the primary input clock,

 $ce_clk = (primary clock input \times CEPMF) \div (1 + CEPDF)$

When PCI_CLK is the primary input clock,

ce_clk = [primary clock input × CEPMF × $(1 + \sim CFG_CLKIN_DIV)$] ÷ (1 + CEPDF)

See the "QUICC Engine PLL Multiplication Factor" section and the "QUICC Engine PLL Division Factor" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of csb_clk . Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The local bus memory controller operates with a frequency equal to the frequency of *csb_clk*. Note that *lbc_clk* is not the external local bus frequency; *lbc_clk* passes through the LBC clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBC clock divider ratio is controlled by LCRR[CLKDIV]. See the "LBC Bus Clock and Clock Ratios" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the *csb_clk* frequency. These units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. Table 56 specifies which units have a configurable clock frequency. Refer to the "System Clock Control Register (SCCR)" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for a detailed description.

Table 56. Configurable Clock Units

Unit	Default Frequency	Options
Security core, I2C, SAP, TPR	csb_clk	Off, csb_clk/2, csb_clk/3
PCI and DMA complex	csb_clk	Off, csb_clk

NOTE

Setting the clock ratio of these units must be performed prior to any access to them.

Table 57 provides the operating frequencies for the 8323E PBGA under recommended operating conditions (see Table 2).

Table 57. Operating Frequencies for PBGA

Characteristic ¹	Max Operating Frequency	Unit
e300 core frequency (<i>core_clk</i>)	333	MHz
Coherent system bus frequency (<i>csb_clk</i>)	133	MHz
QUICC Engine frequency (<i>ce_clk</i>)	200	MHz





22.5 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb_clk*) and the e300 core clock (*core_clk*). Table 60 shows the encodings for RCWL[COREPLL]. COREPLL values not listed in Table 60 should be considered reserved.

RCWL[COREPLL]		PLL]	aara alku aab alk Patia		
0-1	2-5	6	COTE_CIK : CSD_CIK HAIIO	VCO Divider	
nn	0000	n	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	
00	0001	0	1:1	÷2	
01	0001	0	1:1	÷4	
10	0001	0	1:1	÷8	
11	0001	0	1:1	÷8	
00	0001	1	1.5:1	÷2	
01	0001	1	1.5:1	÷4	
10	0001	1	1.5:1	÷8	
11	0001	1	1.5:1	÷8	
00	0010	0	2:1	÷2	
01	0010	0	2:1	÷4	
10	0010	0	2:1	÷8	
11	0010	0	2:1	÷8	
00	0010	1	2.5:1	÷2	
01	0010	1	2.5:1	÷4	
10	0010	1	2.5:1	÷8	
11	0010	1	2.5:1	÷8	
00	0011	0	3:1	÷2	
01	0011	0	3:1	÷4	
10	0011	0	3:1	÷8	
11	0011	0	3:1	÷8	

Table 60. e300 Core PLL Configuration

NOTE

Core VCO frequency = core frequency \times VCO divider

VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 500–800 MHz.





Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-5102
Interface material vendors include the following:	
Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com	781-935-4850
Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 994 Midland, MI 48686-0997 Internet: www.dowcorning.com	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674
The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com	800-347-4572

23.3 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb (4.5 kg) force. If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.

23.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the



While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when HRESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

24.7 Pull-Up Resistor Requirements

The MPC8323E requires high resistance pull-up resistors (10 k Ω is recommended) on open drain type pins including I²C pins, Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see AN3361, "MPC8321E/MPC8323E PowerQUICC Design Checklist," Rev. 1.

25 Ordering Information

This section presents ordering information for the devices discussed in this document, and it shows an example of how the parts are marked. Ordering information for the devices fully covered by this document is provided in Section 25.1, "Part Numbers Fully Addressed by This Document."

25.1 Part Numbers Fully Addressed by This Document

Table 66 provides the Freescale part numbering nomenclature for the MPC8323E family. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the maximum processor core frequency, the part numbering scheme also includes the maximum effective DDR memory speed and QUICC Engine bus frequency. Each part number also contains a revision code which refers to the die mask revision number.

		-	U		7.11	-	•	<i>.</i>
Product Code	Part Identifier	Encryption Acceleration	Temperature Range ¹	Package ²	e300 Core Frequency ³	DDR Frequency	QUICC Engine Frequency	Revision Level
MPC	8323	Blank = Not included E = included	Blank = 0 to 105°C C = -40 to 105°C	VR = Pb-free PBGA ZQ = Pb PBGA	AD = 266 MHz AF = 333 MHz	D = 266 MHz	C = 200 MHz	Contact local Freescale sales office

Table 66	Part Nu	mbering	Nomencla	ture
----------	---------	---------	----------	------

ΔF

С

Δ

Л

VR

Notes:

MPC nnnn

1. Contact local Freescale office on availability of parts with C temperature range.

2. See Section 21, "Package and Pin Listings," for more information on available package types.

 Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.



Document Revision History

25.2 Part Marking

Parts are marked as in the example shown in Figure 46.



ATWLYYWW is the traceability code. CCCCC is the country code. MMMMM is the mask number. YWWLAZ is the assembly traceability code.

Figure 46. Freescale Part Marking for PBGA Devices

26 Document Revision History

Table 67 provides a revision history for this hardware specification.

Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)
4	09/2010	 Replaced all instances of "LCCR" with "LCRR" throughout. Added footnotes 3 and 4 in Table 2, "Recommended Operating Conditions³." Modified Section 8.1.1, "DC Electrical Characteristics." Modified Table 23, "MII Transmit AC Timing Specifications." Modified Table 24, "MII Receive AC Timing Specifications." Added footnote 7 and 8, and modified some signal names in Table 55, "MPC8323E PBGA Pinout Listing."
3	12/2009	 Removed references for note 4 from Table 1. Added Figure 2 in Section 2.1.2, "Power Supply Voltage Specification. Added symbol T_A in Table 2. Added footnote 2 in Table 2. Added a note in Section 4, "Clock Input Timing for rise/fall time of QE input pins. Modified CLKIN, PCI_CLK rise/fall time parameters in Table 8. Modified min value of t_{MCK} in Table 19. Modified Figure 43. Modified formula for ce_clk calculation in Section 22.3, "System Clock Domains. Added a note in Section 22.4, "System PLL Configuration. Removed the signal ECID_TMODE_IN from Table 55. Removed all references of RST signals from Table 55.



Document Revision History

Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)
2	4/2008	 Removed Figures 2 and 3 overshoot and undershoot voltage specs from Section 2.1.2, "Power Supply Voltage Specification," and footnotes 4 and 5 from Table 1. Corrected QUIESCE signal to be an output signal in Table 55. Added column for GVDD (1.8 V) - DDR2 - to Table 6 with 0.212-W typical power dissipation. Added Figure 4 DDR input timing diagram. Removed CE_TRB* and CE_PIO* signals from Table 55. Added three local bus AC specifications to Table 30 (duty cycle, jitter, delay between input clock and local bus clock). Added row in Table 2 stating junction temperature range of 0 to 105•C. Modified Section 2.2, "Power Sequencing," to include PORESET requirement.
1	6/2007	Correction to descriptive text in Section 2.2.
0	6/2007	Initial release.